An efficient resource utilization technique for scheduling scientific workload in cloud computing environment

Nagendra Prasad Sodinapalli¹, Subhash Kulakrni¹, Nawaz ahmed Sharief², Prasanth Venkatareddy³
¹Department of Electronics and Communications Engineering, PES Institute of Technology, Affiliated to Visvesvaraya Technological University, Bangalore, India
²Samsung R&D Institute, Bangalore, India
³Department of Electrical Engineering, Nitte Meenakshi Institute of Technology, Bangalore, India

ABSTRACT

Recently, number of data intensive workflow have been generated with growth of internet of things (IoT’s) technologies. Heterogeneous cloud framework has been emphasized by existing methodologies for executing these data-intensive workflows. Efficient resource scheduling plays a very important role provisioning workload execution on Heterogeneous cloud framework. Building tradeoff model in meeting energy constraint and workload task deadline requirement is challenging. Recently, number of multi-objective-based workload scheduling aimed at minimizing power budget and meeting task deadline constraint. However, these models induce significant overhead when demand and number of processing core increases. For addressing research problem here, the workload is modelled by considering each sub-task require dynamic memory, cache, accessible slots, execution time, and I/O access requirement. Thus, for utilizing resource more efficiently better cache resource management is needed. Here efficient resource utilization (ERU) model is presented. The ERU model is designed to utilize cache resource more efficiently and reduce last level cache failure and meeting workload task deadline prerequisite. The ERU model is very efficient when compared with standard resource management methodology in terms of reducing execution time, power consumption, and energy consumption for execution scientific workflows on heterogeneous cloud platform.

This is an open access article under the CC BY-SA license.

1. INTRODUCTION

Unanimous growth and advancement in fabrication industry, number of transistors can be easily embedded into one single chip, also recent development in processor design has caused for adding several central processing unit (CPU) core and large cache in single chip to enhance the performance. However, this has also caused several power mechanism issue which affects the device reliability, device performance and battery life of device. Moreover, power consumption is considered as one of the major reason that lead to the architecture shift towards the multicore chips, this tends to manage the demand in increase in frequency. However, in order to keep up the performance flawless many number of cores needed to be added to the given processor, this makes the power one of the important factor again; the main challenge is managing
huge number of cores for delivering high performance with low power consumption. The performance can be improvised through two scenarios i.e. either through increasing the core and communication width or through increasing frequency. These two scenarios can result in power consumption; further energy is considered as the byproduct of performance and power. Hence it is another motivation for researching the relationship among them.

Power consumption issue has been tackled through the various existing technique such as dynamic power management (DPM) and dynamic voltage frequency scaling (DVFS) [1], in here DVFS controller detects the computational patterns in execution process and further determines the voltage scaling and frequency scaling of CPU core to reduce the energy consumption. Moreover, several processor designs have adopted DVFS per core. For instance, Intel's boost technology and LITTLE cores, where each core holds the capability for scaling the level of voltage and frequency; further in multi-core model, extended control protocol is implied for controlling the core to reduce power consumption [2]. Further other studies have focused energy efficiency indirectly through performance improvisation as in [3], [4], machine learning based approach is used for the complex problem such of minimizing the multicore power consumption [5]. These mechanisms can be applied efficiently to the core; however, such strategy cannot be scaled to the given chip level where management is required to be applied in given coordinated type. Moreover, the overhead of given technique are unacceptable as the number of core increases [6]. Further, reinforcement learning is employed to manage the power consumption due to prior knowledge and also it is adaptive [7]. However, all these DVFS suffers heavily from the low supply voltage constraint and failed to consider the cache reliability and also none of them considered the power allocation among chip clusters dynamically in order to improve the performance or to save power, simultaneously maintaining the scalability of model.

CPU utilization control using feedback information [8] has shown remarkable performance to provide the real time guarantees through workload variations adaption based on given dynamic feedback. Moreover, the main aim of utilization control is enforcing the proper utilization of schedulable bounds in real time scenario on entire processors. This needs to be achieved despite of uncertainty in workload. Hence it is observed that utilization control is capable of meeting all the deadlines of real-time without proper knowledge of workload such as execution times of task. Further power aware utilization is focused by few researchers to achieve the reduction in power consumption and real time guarantees [9]–[11], however the existing work on this mainly depends on the DVFS through assumption that execution time of task can be easily adapted along with CPU frequency. More over the assumption is very much valid considering the real time scenario for task that are memory intensive and computation intensive and have 75% of instructions as store or load. Furthermore, when particular processor is in process CPU frequency and memory intensive tasks are set to highest level, further utilization can also exceed the schedulable bound this results in missing undesired deadlines. Moreover, cache size is divided to core and can be maximized to minimize the cache access latency and cache miss rate which is occurred due to the less memory access delay. Hence CPU utilization is lowered for efficient real time scenario, further if utilization is comparatively lower than given bound while the frequency is at the lowest level, size of active cache can be minimized further and other cache units which are rarely used can be used through putting low power mode to reduce the cache leakage power [12].

In this paper, two-phase utilization was proposed for energy efficiency in the real time scenario for heterogeneous multi-core processing environment, at core level this mechanism utilizes dynamic L2 cache partition and per-core DVFS for addressing the objectives such as reducing the core energy consumption and controlling the CPU utilization for each core. Moreover, utilization occurred due to the periodic real time can be determined through frequency independent and frequency dependent execution time. Further cache partitioning and per-core DVFS is used for adopting the dependent and independent portions of frequency, respectively [13], [14]. However, a main challenge here is traditional control theory optimization model [15] does not handle the optimization objectives. Further, the decision making process to optimize voltage-frequency scaling and last level cache controller are made separately, leading to increased quality of service (QoS) violation when last level cache controller aims to reduce global last level caches. Existing cache optimized based workload scheduling achieves very poor energy efficiency as they don’t consider optimizing voltage-frequency scaling in dynamic manner. For example, using less cache resource for execution of workload can lead to increased scaling of voltage-frequency; thus higher energy for task execution is incurred due to quadratic effects. Hence in this paper an efficient resource management technique is developed which was based on the multi-objective control theory [16], [17] to optimize the above two objectives (i.e., utilize cache resource more efficiently with minimal execution time for scheduling scientific workload under heterogeneous cloud computational framework). The efficient resource utilization (ERU) methodology are modelled by employing efficient cache resource usage by optimizing voltage-frequency in dynamic manner and last level cache partitioning in heterogeneous cloud framework. The ERU
model can coordinate the cache size from the given core and further the dynamic cache is resized to reduce the leakage in power consumption of last level caches (LLCs).

The significance of efficient resource utilization model:
- Here efficient resource utilization for execution of data-intensive application for heterogeneous cloud framework is presented.
- ERU model reduces LLC failures with better cache and V/F scaling optimization in dynamic manner; thus utilizes resource more efficiently.
- The ERU methodology achieves very good outcomes when compared with standard resource utilization methodology considering performance metrics such as power consumption, energy efficiency, and execution time.

The paper organization is as follows: in section 2, survey for underlying benefit and limitation of using state-of-art workload scheduling is described. In section 3, the proposed efficient resource utilization working model is described. In section 4, experiment outcome obtained by ERU over various existing workload scheduling model is detailed. Lastly, the research is concluded and future direction work are discussed.

2. LITERATURE SURVEY

This section presents analysis of various existing workload scheduling algorithm under cloud computing environment. In [18]–[20] observed that energy is one of the major concern while designing the multicore chips, here performance and power are two primary energy components which are inversely related to each other, in here multicore chips optimization which process on the parallel load using either performance optimization or power optimization. Hence to achieve that machine learning model was developed based on the dynamic and global controller of power management, moreover controller is used for reducing the power consumption and increases the performance in given power budget. Further it is observed that controller is scalable and does not possess much overhead as there is increase in demand. In [21] observed that existing methods tries to switch off several processors through combining the task on fewer processors for reducing the energy consumption for deadline constrained. However, it is observed that turning of processor might not be necessary to reduce the energy consumption, hence they proposed energy-aware processor merging (EPM) mechanism to choose the particular processor to switch off for energy consumption and quick-EPM was developed to minimize the computational overheads. In [22] proposes cost and energy aware scheduling (CEAS) technique for the cloud scheduler to reduce the workflow execution cost and minimize the energy consumption which meets the deadline prerequisite. In general, CEAS comprises five algorithms, at first virtual machine (VM) selection approach is used that applies the cost utility concept to map the task to their optimal VM-types through the make span constraint. Later two tasks aware technique were employed to minimize the energy consumption and execution cost, further to reuse the VM Instance, VM reuse policy is developed and at last slack time reclamation gets utilized to reduce the energy of these VM Instances.

In [23] observed that any increase in chip temperature possesses various circuit errors, also there is large increase in leakage power consumption. Hence it applied task migration or traditional digital terrain model (DTM) technique for reducing the core temperature as these cores possess high temperature, also to compensate with high demand in data, last level cache (LLC) is attached which helps in reducing on leakage of power by occupying the chip area. Further to reduce the power consumption cache size are made to shrink dynamically, shrinking of cache size not only helps in leakage of power consumption but also helps in creating on chip thermal buffers to further minimize the temperature of chip though exploiting heat transfer. Moreover, resizing of cache are carried out based on cache hotspot generated while execution. In [24] proposed lead i.e. learning enabled-EAD (energy aware dynamic voltage) scaling for given multicore architecture using reinforcement learning and supervised learning. Further lead groups the link and its router into the same voltage-frequency domain and further implements the management strategies of proactive DVFS which mainly rely on the machine learning based offline model to provide the voltage-frequency selection among the pairs of voltage/frequency. Further three supervised learning model were developed based on energy/throughput change, buffer utilization change and buffer utilization, these allows the proactive mode selection mode on the basis of absolute prediction. Further reinforcement learning models were developed which optimizes selection of DVFS mode directly and also removes the requirement for threshold and label engineering.

In [25] showed heterogeneous multi-core processing is adopted mainly in embedded system, as it provides the energy consumption minimization through applying the popular technique like DPM and DVFS. Moreover, effective management of energy based technique exploits the software and hardware level energy minimization technique, energy efficiency partitioning (EEP) is a software level technique where task
allocation to the given heterogeneous clusters impacts the whole energy model. Hence a technique was developed which couples the energy efficient partition problem along with task scheduling as task differ in terms of system on a chip (SoC) circuitry, active processing, execution path, I/O access, memory, cache and instruction mix, these affects the demand in power. Moreover, hardware frequency scaling is used for scaling to minimize the model energy. In [17], [26] proposed two resourceful workflow scheduling technique which considers the monetary cost as well as make span. Hence at first single objective workflow is developed named deadline-constrained cost optimization for hybrid clouds (DCOH) which was mainly deadline constrained cost optimized to minimize the scheduling cost under the given deadline. Furthermore, considering DCOH, multi-objective optimization is proposed for hybrid cloud named MOH to optimize the monetary cost and execution time of workflows.

In [18] observed that single algorithm does not possess optimal solution under different power settings, dynamic slack and various workloads, further the device configuration variation affects the DVFS algorithm. Hence considering the adaptability this paper focused on developing the reinforcement learning that takes execution technique set which are specialized to handle the various conditions and switches to the best technique considering the situations. In [19] developed load balancing approach for allocating the non-real time on the given heterogeneous nodes, further they introduced the processing node frequency of the whole cycle for all the jobs that are assigned. In [20] developed an integer linear programming (ILP) based thread which takes the input through hardware performance which determines the characteristics of thread. Here they used the last level cache and instructions per second as measure of memory bandwidth and CPU load. Moreover, they used performance metric for optimizing the global thread to the core assignment. However, it is not suitable for the real time scenario and it requires to solve the problem of ILP periodically and hence this incurs the marginally scheduling overhead.

From extensive survey it is seen the existing workload scheduling adopting multi-objective optimization induce computation complexity because of NP-hard problem. Further, DVFS based methodologies are highly influenced by fluctuation of clock frequency and when supply voltage is low these model induce significant degradation in performance. Further, focusing only on workload execution makespan metric will result in improper calculation of energy dissipation. This is because different task will have diverse execution paths, intrinsic cache usage, I/O access pattern. Further, it is noticed that power will not always be same even if workload is executed on same kind of processing element. This is because the jobs with higher cache and memory accessibility would incur higher energy. Thus, for overcoming research problem this work presents an efficient resource utilization model for executing scientific workload on heterogeneous computational environment in next section.

3. AN EFFICIENT RESOURCE UTILIZATION TECHNIQUE FOR SCHEDULING SCIENTIFIC WORKLOAD IN CLOUD COMPUTING ENVIRONMENT

This section present efficient resource utilization (ERU) technique for scheduling scientific workload on heterogeneous cloud framework. Here the cache resource is utilized more efficiently in order to improve cloud resource utilization outcomes. The ERU is designed in such a way that it minimizes LLC failures under shared caching environment. Here VM migration is done for meeting cache constraint in reducing LLC failures. The ERU methodology for executing workload in heterogeneous cloud framework is done through two phases as shown in Algorithm 1. First, for enhancing the bandwidth usage and system capacity, the virtual computing node shares its cache memory. Second, reconfiguration of virtual computing machines is done whenever last level cache failures occurs.

Algorithm 1: Efficient resource utilization (ERU) technique for executing data-intensive workflow in heterogeneous computing framework.
Step 1. Start
Step 2. Compute and establish N L
Step 3. Compute and establish W L
Phase 1-
Step 4. For each processing node j from 1 to y do
Step 5. n x j collects {j}
Step 6. W x -sort (n x j )
Step 7. Obtain (W x )
Step 8. End for
Phase 2-Obtain processing node with maximal and minimal last level cache failures
Step 9. Maximal Node-find Maximal Node (N L )
Step 10. Minimal Node-find Minimal Node (N L )
Step 11. Maximal VCM-find maximal VCM (Maximal Node)
Step 12. Minimal VCM-find minimal VCM (Minimal Node)
Step 13. if T<maximal Node<minimal Node then
The ERU methodology is designed to utilize cache resource more efficiently meeting energy constraint of heterogeneous platform [21]. Thus, the energy incurred $P(t)$ in heterogeneous platform for respective ($i^{th}$) interval of time is computed as follows

$$P(t) = e(t)M_a$$  \hspace{1cm} (1)

where, $e(t)$ depicts the overall power induced considering frequency level of processing core $B_k$ with L2 cache size which is constant in nature with respect to respective time sessions $M_a$ for executing workload. Here $M_a$ represents the operating period for discharging different information of entire workload-task in process of $t_a$ session. Here the cache partitioning size with energy constraint are configured and frequency prerequisite for executing under such constraint is obtained as follows

$$a_k(t) = \min_{1 \leq k \leq i} \sum_{k=1}^{i} (V_k - v_k(t))^2$$  \hspace{1cm} (2)

$$P(t) = \min_{1 \leq k \leq i} \sum_{k=1}^{i} (V_k - v_k(t))^2$$  \hspace{1cm} (3)

where $v_k(t)$ represents core utilization $B_k$ in $t^{th}$ session instance, $V_k$ depicts resource utilization sets $V = \{V_1, ..., V_i\}$ for respective frequency range of $[R_{1,k}, R_{i,k}]$ for each processing core $B_k$. $\{a_k(t)\} (1 \leq k \leq i)$ depicts cache memory partition size and $\{f_k(t)\} (1 \leq k \leq i)$ depicts processing core operating frequency at $t^{th}$ session instance for decreasing variance amid core utilization $v_k(t)$ and utilization sets ($V_k$).

The processing element of cloud computing framework is composed of two cache elements namely L1 cache and L2 cache. These caches are shared among different core in multi-core shared computational framework. Here each processing element has DVFS capability. Thus, aid in saving significant amount of energy resource. The cache memory is portioned for carrying out various task. Therefore, the L2 cache partitioning size with energy constraint are configured and frequency prerequisite for executing under such constraint is obtained as follows

$$R_{i,k} \leq f_k(t) \leq R_{i,k} \text{ where, } (1 \leq k \leq i)$$  \hspace{1cm} (4)

$$\sum_{k=1}^{i} a_k(t) \leq A$$  \hspace{1cm} (5)

where $A$ depicts total L2 cache size available in heterogeneous cloud computing environment.

The (2) depict the minimum energy dissipation for executing certain task under heterogeneous cloud computational framework under certain power generation $e(t)$ for $t^{th}$ session instance. The (3) depicts the processing machine frequency leis within in range of each processing core using ERU model. The frequency range variation depends on kind of processing element being used. The (5) depicts summation of every partitioned cache memory which is almost equal to total memory available.

For each processing core, the variation among resource (i.e., core) utilization $v_k(t)$ and utilization sets $V_k$ is reduced utilizing cache aware resource utilization method by modifying the cache partition size and its core frequencies. However, optimizing frequencies based on different cache partition size in static manner induces overhead and affect the processing time of heterogeneous computational environment. Thus, for improving processing time a dynamic optimization model is presented. The model maintain ideal relationship among balancing $v_k(t)$, core frequency $f_k(t)$, and optimizing feature $a_k(t)$ in $t^{th}$ session instance. First, for respective core $B_k$, the dynamic optimization model gives an ideal relationship among $b_{kp}(t)$, job operational time $M_{kp}$ and optimizing feature $f_k(t)$ in $t^{th}$ session instance and $a_k(t)$. Then, the relationship parameter $b_{kp}(t)$ can be optimized in different manner such as frequency independent or frequency dependent as described in the (6)

$$b_{kp}(t) = s_{kp}(t) + i_{kp} (f_k(t))^{-1}$$  \hspace{1cm} (6)

where $s_{kp}(t)$ depicts frequency, independent segment considering respective operational session instance $M_{kp}$ as processing time of I/O devices does not rely upon frequency of individual core and $i_{kp} (f_k(t))^{-1}$...
describes frequency dependent segment because it depends on frequency of operating cores. The reserved cache memory for respective job operational instance \( M_{kp} \) considering certain I/O device does not take part for executing jobs can be depicted as \( s_{kp}(t) \). The parameter \( s_{kp}(t) \) plays an ideal relationship among cache failure and cache memory size. The ideal relationship among \( s_{kp}(t) \), \( a_{kp}(t) \), and allocated caches for heterogeneous computational framework \( B_k \) can be estimated using following (7):

\[
s_{kp}(t) = \begin{cases} 
D_{kp}a_{kp}(t) + H_{kp} & 0 \leq a_{kp}(t) \leq X_{kp} \\
\text{Constant} & a_{kp}(t) \geq X_{kp}
\end{cases}
\]  

(7)

where \( D_{kp}, H_{kp} \) are quantified jobs features, and \( X_{kp} \) depicts the operational set size within job operational session instance \( M_{kp} \). The (7) shows that whenever operation set size \( X_{kp} \) is higher than \( a_{kp}(t) \), the cache memory size improves and aiding in minimizing operation session instance. In similar manner, if operation set size \( X_{kp} \) is lower than \( a_{kp}(t) \), then cache failure will be higher and can’t be addressed by allocating additional cache memory. Thus, for managing job execution of real-time scientific application, the relationship among total independent frequency and operation session instance of each job in heterogeneous computing processing element \( B_k \) and total cache size \( a_k(t) \) given to processing element \( B_k \) is established using following (8):

\[
s_k(t) = \left( \sum_p D_{kp}'a_k(t) + \sum_p H_{kp} \right) \text{Constant} = \left( \sum_p D_{kp}'a_k(t) + \sum_p H_{kp} \right) a_k(t) \leq X_k
\]  

(8)

where \( D_{kp}' = \frac{D_{kp}a_{kp}(t)}{|a_k(t)|} \) and \( X_k = \sum_p X_{kp} \). The (8) depicts cumulating of (7) for every job on heterogeneous computational processing element \( B_k \). Then, the proposed ERU model aids in minimizing interference among different processing element shared caches can be described using following (9):

\[
h_k(t) = \sum_p l_k q_{kp} \cdot (f_k(t))^{-1} + \sum_p D_{kp}'q_{kp}a_k(t) + \sum_p H_{kp} q_{kp}
\]  

(9)

where \( h_k(t) \) depicts the estimated processing element resource utilization and \( q_{kp} \) depicts job rate within operational session instance \( M_{kp} \) for heterogeneous computing environment \( B_k \). Using (9), it can be shown that \( h_k(t) \) is proportionally inverse with respect to processing element frequency \( f_k(t) \). The estimated variation in resource utilization \( \Delta h_k(t) \) for heterogeneous computing framework \( B_k \) is described using following (10):

\[
\Delta h_k(t) = l_k(t) \sum_p l_k q_{kp} + \Delta a_k(t) \sum_p D_{kp}' q_{kp}
\]  

(10)

where \( \Delta h_k(t) \) is a linear function with respect to \( l_k(t) \) and \( \Delta a_k(t) \). \( l_k(t) = \left( \frac{1}{l_{k_0}(t)} \right) - \left( \frac{1}{l_{k_0}(t-1)} \right) \) and \( \Delta a_k(t) = a_k(t) - a_k(t-1) \). The (10) substitute direct frequency utilization of processing element \( f_k(t) \) to \( l_k(t) \). The (10) verifies that \( \Delta h_k(t) \) proportional with respect to \( l_k(t) \) and \( D_{kp}' \). Therefore, the cost function of heterogeneous computational environment can be minimized using regulator for heterogeneous processing element \( B_k \) using following (11) to (13):

\[
Z_k(t) = \sum_{c=1}^{E} ||v_k(t + c - 1)t) - \beta f_k(t + c - 1) ||^2 + \sum_{c=1}^{E} ||u_k(t) - u_k(t - 1)|t)||^2
\]  

(11)

\[
R_{l,k} \leq l_k(t) \leq R_{l,k}
\]  

(12)

\[
a_k(t) \leq a_{quota,k}
\]  

(13)

where \( \beta f_k(t + 1)|t) \) depicts the pattern considering resource utilization influence/feature \( v_k(t + c - 1)|t) \) must change its present utilization influence \( v_k(t) \) to \( V_k \), \( u_k(t) = \left[ \frac{u_k(t)}{\Delta a_k(t)} \right] \) and \( E \) depicts the computed range for estimating the pattern of the device in \( E \) operational session instances. The cache size \( a_k(t) \) for heterogeneous computational framework \( B_k \) is bounded by \( a_{quota,k} \) for satisfying (5). Thus, using dynamic model, the least square problem can be minimized, and cache memory can be optimized in efficient manner. The power consumption optimization can be described using efficient resource utilization model can be described using following (14) to (16):

\[ e_k(t) = S_k a_k(t)^3 + Y_k a_k(t) + C_k \]  
\[ R_{i,k} \leq \ell_k(t) \leq R_{t,k} \]  
\[ a_k(t) \leq a_{quota,k} \]

where \( S_k, Y_k, \) and \( C_k \) depicts the power factors of the heterogeneous computation framework processing element of virtual computing nodes. The power consumption of heterogeneous computational framework processing element can be described as cumulative of power consumed by different shared caches and processing element. The total power consumption are dependent on leakage power \( C_k \) and dynamic power component \( S_k a_k(t)^3 \). Thus, the cache memory power consumption can be optimized using the ERU model. The benefit of reducing cache resource usage cost plays very important part in workload scheduling. Traditionally, the caching cost is measured in terms size of data used (i.e., high usage means higher cost). However, considering workload deadline prerequisite the novelty of this work is the cache benefits is measured in terms of response time. Therefore the caching benefits \( D_g \) is measure as shown in (17):

\[
D_g = \begin{cases} 
0 & \text{if } Q_g = 0 \\
Q_g \ast \left( U_{\text{seek}} + \frac{T_g}{BW_{\text{cache}}} \right) & \text{otherwise}
\end{cases}
\]  

where \( BW_{\text{cache}} \) represent caching I/O bandwidth, \( T_g \) represents the task data size, \( U_{\text{seek}} \) signify time desired for enlisting data in cache partition, and \( Q_g \) represents data re-accessibility from the cache. Using [21] the caching cost benefits are Max-Min for addressing data comparability issues

\[
D_{\text{ben}} = \frac{(T_g - T_1)}{(T_1 - D_1)}
\]  

where \( D_1 \) describes minimal result of cost cache benefit and \( D_1 \) represents maximal result of caching cost benefit. Further, replacing data from cache may induce certain cost. For calculating replacing cost this this work takes the number of unused (i.e., garbage) partitions of a data as the measurement. If the particular data blocks are in active/hot mode, these data have less probabilities of being replaced. Thus, they exhibit less replacing cost. The access probabilities of each data block considering window sampling \( x \) can be defined using following (19)

\[
Q_{\ell} = \frac{access_{\ell}}{access}
\]  

where \( Q_{\ell} \) defines access probabilities of data blocks \( \ell \), \( access_{\ell} \) depicts number of time the data blocks \( \ell \) being accessed, \( access \) depicts total number times access within time period \( x \). Let us partition the session window into smaller sessions \( x_1, x_2, \ldots, x_o \). Then, data blocks \( \ell \) access probabilities in different session segments are established:

\[
Q_{\ell_1} = \frac{access_{\ell_1}}{access_1} \\
Q_{\ell_2} = \frac{access_{\ell_2}}{access_2} \\
\vdots \\
Q_{\ell_o} = \frac{access_{\ell_o}}{access_o}
\]  

In which, \( Q_{\ell_j} \),depicts the probabilities of data blocks in session \( x_j \), \( access_{\ell_j} \),depicts number of times the data blocks \( \ell \) is being accessed in session \( x_j \), \( access_j \),depicts total number of times all the data blocks is being accessed in session \( x_j \). The active mode data blocks \( \ell \) can be established using following (12):

\[
active_{\ell} = \frac{Q_{\ell_2}}{Q_{\ell_1}} \ast \frac{Q_{\ell_3}}{Q_{\ell_2}} \ast \cdots \ast \frac{Q_{\ell_o}}{Q_{\ell_{o-1}}} = \frac{Q_{\ell_o}}{Q_{\ell_1}}
\]  

Thus, replacing cost of data can be described using following (22)
where \( \sigma \) depicts partition size of data blocks for particular task. \( T_e \) standard data block size, \( \text{active}_e \) depicts active mode of data blocks \( e \), \( Q_e \) data block \( e \) access probabilities in session \( x \). Similar to cache cost we apply max-min for computing replacing cost where \( R_1 \) describes minimal result of caching resource interchanging cost benefits and \( R_1 \) describes maximal result of caching resource interchanging cost benefits.

In next section, experiment is conducted to validate cache aware resource utilization methodology over standard resource utilization methodology using data-intensive workload with different job-size. The ERU aid in achieving between energy efficiency and meet task deadline prerequisite with minimal execution time.

4. RESULTS AND ANALYSIS

Here, the performance of the system is tested on scientific workflow small ribonucleic acid (sRNA) identification protocol using high-throughput technology (SIPHT) using proposed efficient resource utilization model to verify high efficiency and lower energy consumption of proposed cache aware resource utilization model in heterogeneous computational framework. In this modern era, heterogeneous multi-core architectures have impressed all over across the globe in different areas such as industries, trading departments, and medical applications. Thus, due to extensive demand of multi-core architectures, cloud computing has also stated to add multi-core architecture support. Moreover, graphics processing unit (GPU) instances are favored in contrast to traditional CPU-based resources to improve speed and efficiency of the system. However, improper resource scheduling and enormous amount of energy consumption can reduce the performance of the model in an extensive manner. Therefore, a cache aware efficient resource utilization scientific workload scheduling method is introduced to ensure low energy consumption, high performance of the model and proper resource scheduling using heterogeneous multi-core architectures. This technique helps to speed up the process and performance of the model.

Here, we have conducted various experiments using the proposed ERU model to find energy consumption, power sum, simulation time and average power results which are demonstrated in Table 1 with the help of SIPHT scientific dataset for various jobs 30, 60, 100 and 1000. Our proposed technique ensures very less energy consumption for running SIPHT scientific dataset for SIPHT 30 is 2812.991014 watts, SIPHT 60 is 3158.219947 watts, SIPHT 100 is 3174.261302 watts and SIPHT 1000 is 11211.22691 watts demonstrated in Table 1 which is highly reduced compared with other state-of-art techniques using similar statistics. Table 2 also demonstrates Execution time to finish the task using the proposed ERU technique for various jobs as 30, 50, 100 and 1000 with the help of SIPHT benchmark. The average power outcomes for SIPHT 30 is 21.99945901 W, SIPHT 60 is 21.9994593 W, SIPHT 100 is 21.9994591 W and SIPHT 1000 is 21.99946127 W. Here, Table 2 represents average simulation time comparison of proposed ERU method with other state-of-art-techniques using scientific model SIPHT. Further, this section provides graphical representation of our simulated experiments for various jobs using SIPHT scientific dataset and compared outcome achieved with recent standard resource utilization methodology considering different performance metrics such as average power, energy consumption, simulation time and power sum.

\[
R_g = \sum_{\ell=1}^{\sigma} \frac{Q_{\ell}}{\text{active}_{\ell} T_{\ell}}
\]

(22)

**Table 1. Energy efficiency and execution time performance evaluation of proposed ERU model over existing DVFS based workload scheduling algorithm**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Sipt 30</th>
<th>Sipt 60</th>
<th>Sipt 100</th>
<th>Sipt 1000</th>
<th>Sipt 30</th>
<th>Sipt 60</th>
<th>Sipt 100</th>
<th>Sipt 1000</th>
<th>ERU 30</th>
<th>ERU 60</th>
<th>ERU 100</th>
<th>ERU 1000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Sum (W)</td>
<td>107348.00</td>
<td>225660.20</td>
<td>3362056.14</td>
<td>33596269.8</td>
<td>9783513.62</td>
<td>10291173.3</td>
<td>9934905.13</td>
<td>16022788.43</td>
<td>28.6557284</td>
<td>28.6557203</td>
<td>28.65572104</td>
<td>28.65572239</td>
</tr>
<tr>
<td>Power Consumption (W)</td>
<td>4367.658563</td>
<td>11228.74085</td>
<td>20813.04776</td>
<td>1070996.931</td>
<td>2812.991014</td>
<td>3158.219947</td>
<td>3174.261302</td>
<td>11211.22691</td>
<td>3158.219947</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Simulation Time (sec)</td>
<td>3746.13</td>
<td>7874.87</td>
<td>11732.58</td>
<td>117243.34</td>
<td>4447.16</td>
<td>4677.92</td>
<td>4515.98</td>
<td>7283.26</td>
<td>3746.13</td>
<td>7874.87</td>
<td>11732.58</td>
<td>117243.34</td>
</tr>
</tbody>
</table>

Figure 1 shows power sum results in contrast to DVFS-based resource utilization methodology using proposed ERU methodology for data-intensive workload dataset SIPHT for different job size as 30, 60, 100 and 1000. The Figure 2 shows average power results in contrast to DVFS-based methodologies using proposed ERU methodology for data-intensive workload dataset SIPHT for different job size as 30, 60, 100
and 1000. The Figure 3 shows energy consumption results in contrast to DVFS-based methodologies using proposed ERU methodology for data-intensive workload dataset SIPHT for different job size as 30, 60, 100 and 1000.

Table 1. Computation efficiency performance evaluation of proposed ERU model over existing multi objective-based and DVFS-based workload scheduling algorithm

<table>
<thead>
<tr>
<th>DAGs</th>
<th>Number of nodes</th>
<th>DCOH [17]</th>
<th>DVFS [10]</th>
<th>ERU</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sipht 30</td>
<td>30</td>
<td>178.92</td>
<td>124.871</td>
<td>148.2386667</td>
</tr>
<tr>
<td>Sipht 60</td>
<td>60</td>
<td>194.48</td>
<td>131.2478333</td>
<td>77.9633333</td>
</tr>
<tr>
<td>Sipht 100</td>
<td>100</td>
<td>175.55</td>
<td>117.3258</td>
<td>45.1598</td>
</tr>
<tr>
<td>Sipht 1000</td>
<td>1000</td>
<td>179.05</td>
<td>117.24334</td>
<td>7.28326</td>
</tr>
</tbody>
</table>

The Figure 4 shows execution time results in contrast to DVFS-based methodology using proposed ERU methodology for data-intensive workload dataset SIPHT for different job size as 30, 60, 100 and 1000. The outcomes achieved concludes the supremacy of ERU methodology in terms of average power, power consumption and power sum using SIPHT scientific dataset. Likewise, Figure 5 shows average execution time assessment with DVFS-based and DCOH methodology using modelled ERU methodology for data-intensive workload benchmark SIPHT for different job size as 30, 50, 100 and 1000.
Figure 3. Energy consumption comparison using proposed ERU model with DVFS-based workload scheduling algorithm

Figure 4. Execution time comparison using proposed ERU model with DVFS-based workload scheduling algorithm

Figure 5. Average execution time comparison using proposed ERU model with multi-objective based DVFS-based workload scheduling algorithm
5. CONCLUSION

Workload scheduling considering dynamic cache memory optimization under heterogeneous multicore environment is a challenging task. Recently, number of methodologies have aimed at bringing good tradeoffs among reducing energy and improving workload execution performance. An effective way of reducing energy dissipation is to employ DVFS technique; and for utilizing resource more efficiently and meet task deadline requires effective cache optimization technique. Thus, this paper presented a two phase cache resource optimization technique enabling V/F scaling in dynamic manner. From experiment it can be seen ERU improves energy efficiency by 44.29% over existing DVFS workload scheduling technique. Further, reduces execution time 43.215% and 61.72% over existing DVFS and DCOH workload scheduling technique, respectively. The proposed ERU workload scheduling model brings good tradeoffs in meeting task deadline with minimal execution time and energy consumption. Future work will consider evaluating performance of ERU considering diverse data intensive workload; and also consider employing evolutionary or deep learning technique to monitor and optimize QoS for executing workload.

ACKNOWLEDGEMENTS

The authors would like to express their cordial thanks to Visveswaraya Technological University for the much-valued support and advice.

REFERENCES


BIOGRAPHIES OF AUTHORS

Mr. Nagendra Prasad Sodinapalli received his Bachelor of Engineering in Electrical and Electronics Engineering and M.Tech in VLSI Design and Embedded Systems, in 2008, from Visvesvaraya Technological University, Belgaum, India. Since 2011, he has been working as Assistant Professor in the Department of Electronics and Communication Engineering, PES Institute of Technology South Campus, Bangalore. His experience includes 12 Years of Academic Teaching and 2 years in Industry. His current research is towards DVFS and Design of Scheduling Algorithms for High Performance Computing Applications. He can be contacted at email: nagendraps09@rediffmail.com.

Dr. Subhash Kulkarni received the M.Tech in Electronic Design and Technology from CEDT IISc Bangalore, in 1995 and the Ph.D. from dept. of E&ECE, IIT Kharagpur in 2002, with more than 31 years of academic teaching experience including 20 years of research experience. He conducted tutorial on Level Sets for Image Analysis at 1st international Conference on Signal and Image Processing between 2006 and 2008. From 2011 to 2019, he has been working as a Professor and Head in the Department of Electronics and communication Engineering Currently he is Principal, PES Institute of Technology, Bangalore South Campus, Bangalore. His research interests mainly include Math Models in Image Processing, High Speed Computational Vedic Architectures, and Control Systems and Deformable models for Image Analysis H-Infinity Control He has published 72 Papers in International Journals, 35 Papers in National and International Conferences. Under his guidance 9 Scholars were awarded PhD Degree. He can be contacted at email: sskul@pes.edu.

Mr. Nawaz Ahmed Sharief received the M.Tech in VLSI and Embedded systems from EPCET Bangalore in 2008. With more than 11 years of industry experience in memory layout design. He also has experience has an application engineer in field of VLSI. Since 2011, he has been working in different nodes of Samsung foundry such as 4 nm, 5 nm, 7 nm. He has also worked on Intel foundry’s 32 nm, 22 nm nodes and TSMC’s 7 nm, 10 nm, 16 nm, 28 nm nodes. Currently he is working as senior staff engineer in Samsung R&D institute. He can be contacted at email: Nawaz.sharief262@gmail.com.

Mr. Prasanth Venkatareddy received his Bachelor of Engineering in Electrical and Electronics Engineering and Master of Engineering in Power and Energy Systems, in 2005, from Bangalore University, Bangalore, India and the Ph.D. from department of Electrical Engineering VTU Belgaum. His research interests mainly includes Robust control systems. His current research is towards the design of robust controllers to Electrical Motors in industry. He can be contacted at email: prasanth.v@mfit.ac.in.