

Adaptive silicon synapse and CMOS neuron for neuromorphic VLSI computing

Ziad El-Khatib¹, Sherif Moussa¹, Firuz Kamalov¹, Mustapha C. E. Yagoub²

¹Department of Electrical and Computer Engineering, School of Engineering, Applied Science, and Technology, Canadian University Dubai, Dubai, United Arab Emirates

²School of Electrical Engineering and Computer Science, Faculty of Engineering, University of Ottawa, Ottawa, Canada

Article Info

Article history:

Received Apr 14, 2024

Revised Nov 7, 2024

Accepted Nov 14, 2024

Keywords:

Adaptive silicon synapse
Neuromorphic computing
Spiking CMOS neuron
Spiking frequency modulation
Tuning synapse time-constant

ABSTRACT

The design of a fully integrated adaptive modified complementary metal-oxide-semiconductor (CMOS) synapse circuit is presented. By using multiple-gated transistor configuration in the modified CMOS synapse an additional branch provide control where the synaptic output current time-constant is tuned. The effect of changing the multiple-gated transistor bias voltage from 0.25 to 0.45 V tunes the spiking output current exponential time-constant range by 200 ms as shown in simulation results. Moreover, a fully-integrated adaptive quadratic integrate-and-fire (QIF) CMOS neuron circuit is presented as well. A differential pair with variable capacitor integrator and a tunable schmitt trigger threshold detector circuit are integrated in the CMOS neuron that can be tuned varying its spiking frequency. The proposed adaptive quadratic integrate-and-fire (AQIF) neuron has the ability to adjust the spiking frequency without changing the input current. The simulation results show the proposed CMOS neuron circuit spiking frequency can be tuned from 58.4 to 312.5 Hz and its spiking period from 17.1 to 3.2 ms with tuning the bias voltage of variable capacitor integrator. Having a peak voltage $V_{peak}=0.95$ V, a reset voltage $V_{reset}=-0.75$ V and a voltage threshold of 0.35 V with a membrane potential range of 1.5 V. The proposed CMOS neuron circuit is designed in 130 nm process with a supply voltage of 1.8 V and a total power dissipation of 1.8 mW.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Ziad El Khatib

Department of Electrical and Computer Engineering, School of Engineering, Applied Science, and Technology
Canadian University Dubai

City Walk, Dubai, United Arab Emirates

Email: ziad.elkhatib@cuad.ac.ae

1. INTRODUCTION

In this paper, we present a fully integrated adaptive modified complementary metal-oxide-semiconductor (CMOS) synapse circuit is presented. By using multiple-gated transistor configuration in the modified CMOS synapse an additional branch provide control where the synaptic output current time-constant is tuned. The effect of changing the multiple-gated transistor bias voltage from 0.25 to 0.45 V increases the spiking output current exponentially by 0.5 mA and the decaying time-constant by 0.3 s as shown in simulation results. By tuning the decaying exponential time-constant with multiple-gated transistor configuration, the proposed modified CMOS synapse captures the dynamic nature of biological synapses. Merolla *et al.* [1] synapse design with feedback control achieved a tunable time-constant range is 100 ms. Hu *et al.* [2] design a memristor-based synapse with tunable time-constant range of 100 ms. Kwon *et al.* [3] synapse design with floating-gate has a 1 ms range of time-constant tuning. Tete *et al.* [4] synapse design

with varying capacitors achieved a tunable time-constant range of 10 μ s to 100 ms. Liu [5] design a memristor-based synapse with tunable time-constant range of 1 to 100 ms. Hong *et al.* [6] design a memristor-based synapse with tunable time-constant range of 100 μ s to 100 ms. Our proposed synapse design with multiple-gated transistor configuration achieved a tunable time-constant range of 200 ms compared to previously published work with limited tunable time-constant range to 100 ms. Moreover, a fully-integrated adaptive quadratic integrate-and-fire (AQIF) CMOS neuron circuit is presented as well. The proposed AQIF neuron has the ability to adjust the spiking frequency without changing the input current. The simulation results show the proposed CMOS neuron circuit spiking frequency can be tuned from 58.4 to 312.5 Hz and its spiking period from 17.1 to 3.2 ms with tuning the bias voltage of variable capacitor integrator. Having a peak voltage $V_{\text{peak}}=0.95$ V, a reset voltage $V_{\text{reset}}=-0.75$ V and a voltage threshold of 0.35 V with a membrane potential range of 1.5 V. The proposed AQIF neuron has the ability to adjust the spiking frequency without changing the input current. The proposed CMOS neuron number of transistors is 26 designed in 130 nm process with a supply voltage of 1.8 V and a total power dissipation of 1.8 mW. A spiking integrate-and-fire CMOS neuron is a type of artificial neuron that is designed to simulate the behavior of biological neurons using complementary CMOS technology [7].

The integrate-and-fire CMOS neuron circuits can be used in various applications such as neural network systems, neuromorphic computing [8]–[13] and brain-inspired computational systems [14]. A tunable spiking quadratic integrate-and-fire (QIF) neuron incorporates a quadratic function to model the non-linear behavior of biological neurons more accurately than integrate-and-fire CMOS neuron. Neuromorphic circuits, including QIF CMOS neurons, have gained significant interest in the field of artificial intelligence and neuroscience [15]–[18]. Due to their potential for high-speed, low-power, and parallel information processing, that makes them more efficient compared with Von Neumann bottleneck architecture [19]–[24]. The QIF CMOS neurons are typically implemented using CMOS technology. The QIF CMOS neuron can be used in various applications, including spiking neural networks (SNNs), neuromorphic computing and parallel computing architectures such as brain-machine interfaces [12], [25]–[28]. By accurately modeling the behavior of biological neurons, the spiking integrate-and-fire neuron can enable precise control of assistive technologies [3], [29]–[31]. Indiveri and Horiuchi [7] implemented an integrate-and-fire CMOS neuron using differential pair topology achieving low power consumption. They implemented his integrate-and-fire neuron in 800 nm CMOS process using 20 transistors. Srinivasan and Cowan [19] implemented his CMOS neuron using current-mode circuit topology with limited tunability capability. Qiao *et al.* [14] also designed his CMOS neuron using current-mode topology. Whereas Yu [29] implemented his neuron design using switch-capacitor circuit configuration. Wijekoon and Dudek [32] designed a QIF CMOS neuron in 350 nm process using 14 transistors. Sourikopoulos *et al.* [33] implemented an integrate-and-fire CMOS neuron in 65 nm process using 10 transistors. Whereas Schaik *et al.* [34] designed an Izhikevich CMOS neuron model in 90 nm process using 17 transistors. Indiveri and Liu [35] implemented his CMOS neuron using transconductance amplifier topology however it does not have circuit tunable capability. Moreover, Indiveri and Horiuchi [7] designed his integrate-and-fire neuron with membrane potential range of 1.5 V in 800 nm CMOS process however it does not have a tuning capability. Srinivasan and Cowan [19] designed his Izhikevich neuron with membrane potential range of 150 mV in 65 nm CMOS process with a frequency tuning range of 200 Hz. Ou and Ferreira [36] designed his Morris-Lecar neuron with membrane potential range of 200 mV in 180 nm CMOS process with a frequency tuning range of 290 Hz. Our proposed AQIF CMOS neuron has the ability to adjust the spiking frequency without changing the input current. The simulation results show that our proposed CMOS neuron spiking frequency can be tuned from 58.4 to 312.5 Hz and its spiking period from 17.1 to 3.2 ms with tuning the bias voltage of variable capacitor integrator. Having a peak voltage $V_{\text{peak}}=0.95$ V, a reset voltage $V_{\text{reset}}=-0.75$ V and a voltage threshold of 0.35 V with a membrane potential range of 1.5 V. The proposed AQIF neuron number of transistors is 26 designed in 130 nm CMOS process technology.

2. SPIKING NEURAL NETWORKS NEUROMORPHIC COMPUTATIONAL SYSTEM MODELING

SNN provides a promising solution for low-power hardware for neuromorphic computing. Using SNN circuit methods and doing parallel computations can reduce costs. SNN circuit functions with a pre-trained network's weights consume less power [7], [15], [37]–[41]. Biological neurons are in a network where a neuron receives input from another neuron. The inputs are received as a spike in the synapse. The input induce an output at the post synaptic. A SSN system consist of the following circuit building blocks as shown in Figure 1. The input receives the analog vector input signals [13], [38]. The weighted multiplication multiply the input vector elements by corresponding weights in an analog vector matrix multiplication (VMM). The analog VMM input is fed to a winner-take-all (WTA) circuit. The output from the WTA circuit is connected to a differential-pair integrator (DPI) synapse circuit [42], [43]. The DPI synapse circuit is then connected to an integrate-and-fire neuron. The output from the integrate-and-fire neuron is connected to the spike-timing

dependent plasticity (STDP) circuit as shown in Figure 1. The DPI synapse integrates the incoming signals [7], [37]–[39]. The WTA circuit selects the most active signal among neurons. The integrate-and-fire neuron integrates signals over time and generates output spikes. Then the STDP circuit adjusts synaptic weights based on the timing of spiking activity for learning and plasticity [13], [15], [40]–[44].




Figure 1. SNNs system

Analog very-large-scale integration (VLSI) is utilized to design SNNs circuits such as silicon synapse and CMOS neuron. Because transistors have properties similar to nerve membrane channels. When transistors are operated in weak inversion region, they leak a very small current. This transistor region of operation is also known as the subthreshold region. This way a large network of thousands of neurons will consume very low power. SNN do not fire continuously. SNN fires only when the post-synaptic potential reaches a certain threshold value. In the SNNs circuits the transistors are operating at the subthreshold level (weak inversion region). At this mode of operation, the current-voltage relationship is exponential and is best described by an exponential drain current equation plasticity [15], [40], [41]. Equations of subthreshold nfet transistor for a source follower circuit for SNN shown in Figure 2 can be described as (1) [4], [5], [38].

$$I = I_0 e^{\frac{\kappa V_g}{V_T}} \left(e^{-\frac{V_s}{V_T}} - e^{-\frac{V_d}{V_T}} \right) \quad (1)$$

Where I_0 is the current scale factor, V_T is the thermal voltage, V_g is the gate voltage, V_d is the drain voltage, and κ kappa is the capacitive divider and is given by (2) [4], [5], [38].

$$\kappa(\text{kappa}) = \frac{\partial \psi_s}{\partial V_g} = \frac{C_{ox}}{C_{ox} + C_{dep}} \quad (2)$$

Equations of subthreshold pfet transistor for a source follower circuit for SNNs shown in Figure 2 can be described as (3) [4], [5], [38].

$$I = I_0 e^{-\frac{\kappa V_g}{V_T}} \left(e^{\frac{V_s}{V_T}} - e^{\frac{V_d}{V_T}} \right) \quad (3)$$




Figure 2. Source follower circuit for SNNs

Synapses are responsible for connecting neurons and communicating spike signals between them. A synapse receives spike voltages from the output of its pre-synaptic neuron. It produces a current based on a weight value [7], [37]–[40], [45]. Then it feeds this weighted current to its post-synaptic neuron [15], [41], [42], [44], [46], [47]. Exponentially decaying Log-domain Pulse Integrator circuit is shown in Figure 3. The linear integrator response is of a low-pass filter with a decaying exponential [7], [38], [48]–[50].




Figure 3. Log-domain pulse integrator circuit

By changing the bias voltage V_w shown in Figure 3 the synaptic weight can be varied. The current I_{syn} can be varied up and down exponentially with time as described in (4) [7], [38], [48]–[50].

$$I_{syn}(t) = \begin{cases} I_0 e^{+\frac{t}{\tau_c}} & \text{(charge phase for increasing current)} \\ I_0 e^{-\frac{t}{\tau_d}} & \text{(discharge phase for decreasing current)} \end{cases} \quad (4)$$

The I_0 is the initial current level, τ_c is the time-constant that determines how quickly the current rises, τ_d is the time-constant that determines how quickly the current falls and t is the time. In (5) and (6) describe the currents in sub-threshold mode of operation [5], [7], [13], [38], [42], [44], [51].

$$I_c = C \frac{d}{dt} (V_{dd} - V_{syn}) \quad (5)$$

$$I_{syn} = I_0 e^{\frac{\kappa(V_{dd} - V_{syn})}{V_T}} \quad (6)$$

Where I_c is the current through the capacitor and I_{syn} is the synapse output current in Figure 3. The derivative of the current through a capacitor can be determined in (7) where the larger the time-constant τ the larger the capacitor [5], [7], [13], [38], [42], [44], [51].

The solution for the first-order differential equation is given in (7). For a larger synapse weight we have to have a large I_w weight current [5], [7], [13], [38], [42], [44], [51].

$$I_w = I_0 e^{\frac{\kappa(V_w - V_{syn})}{V_T}} \quad (7)$$

Where the I_0 is the initial current level, I_w is the weight current, V_w is the bias voltage, V_T is the thermal voltage, κ kappa is the capacitive divider and I_{syn} is the synapse output current. To get a larger synapse weight we can implement a DPI synapse circuit. The DPI synapse circuit is shown in Figure 4 [5], [7], [13], [38], [42], [44], [51].




Figure 4. DPI synapse circuit

The DPI synapse integrates incoming signals as shown in the SNN system in Figure 1. It compares two input signals and generates an output based on their difference [5], [7], [13], [38], [42], [44], [51]. We can implement a DPI synapse by connecting the bulk of the pmos transistor to its source hence isolating its well. The capacitor C_{syn} voltage V_{syn} is shown in the circuit in Figure 4. The weighted contribution of a synapse can be implemented using a pmos transistor for excitator synapse and nmos for inhibitory synapse. In the DPI synapse, V_g controls the gain of the integration [5], [7], [13], [38], [42], [44], [51].

The current I_{in} is based on the assigned weight V_W . Then capacitor C_{syn} integrates current I_{in} and produce the gate voltage of transistor M6 shown in Figure 4. Voltage V_t sets the time constant, and voltage V_g controls the gain of the integration as shown in Figure 4. The synapse output current I_{out} can be given by (8)

$$I_{out} = I_0 e^{\frac{\kappa V_C}{V_T}} \quad (8)$$

Where the I_0 is the initial current level, V_C is the capacitor voltage, V_T is the thermal voltage, and κ kappa is the capacitive divider.

The DPI synapse circuit shown in Figure 4, to analyze the behavior of these synapses we can determine current equations in (9) and (10) [5], [7], [13], [38], [42], [44], [51].

$$I_{th} + I_C = I_{in} \quad (9)$$

$$I_C = I_{in} \times \frac{I_C}{I_{in}} = I_{in} \times \frac{I_C}{I_C + I_{th}} = \frac{I_{in}}{1 + \frac{I_{th}}{I_C}} \quad (10)$$

Where I_{th} and I_C are sub-threshold currents controlled by the gate voltage of transistor M3 voltage V_g in Figure 4. The sub-threshold currents can be described in (11)-(13) [5], [7], [13], [38], [42], [44], [51].

$$I_C = I_0 e^{\frac{\kappa V_C}{V_T}} \quad (11)$$

$$I_{th} = I_0 e^{\frac{\kappa V_g}{V_T}} \quad (12)$$

$$I_C = \frac{I_{in}}{1 + e^{\frac{\kappa(V_g - V_C)}{V_T}}} \quad (13)$$

Where I_C sub-threshold current of capacitor C_{syn} . The output current I_{out} and I_C sub-threshold current of capacitor C_{syn} can be defined as a function of output current I_{out} and I_g as (14)-(16) [5], [7], [13], [38], [42], [44], [51].

$$I_{out} = I_0 e^{\frac{\kappa(V_C - V_{DD})}{V_T}} \quad (14)$$

$$I_g = I_0 e^{\frac{\kappa(V_g - V_{DD})}{V_T}} \quad (15)$$

$$I_C = \frac{I_{in}}{1 + \frac{I_{out}}{I_g}} \quad (16)$$

Where I_g is the sub-threshold current of a pmos transistor M3 with the gate voltage V_g and current I_{out} of transistor M6 is shown in Figure 4.

The derivative of the output current I_{out} can be defined as (17)-(19) [5], [7], [13], [38], [42], [44], [51].

$$I_{out} = I_0 e^{\frac{\kappa(V_C - V_{DD})}{V_T}} \quad (17)$$

$$\frac{d}{dt} I_{out} = I_0 e^{\frac{\kappa(V_C - V_{DD})}{V_T}} \times \frac{d}{dt} \left(-\frac{\kappa(V_C - V_{DD})}{V_T} \right) \quad (18)$$

$$\frac{d}{dt} I_{out} = I_{out} \times \left(-\frac{\kappa}{V_T} \right) \frac{d}{dt} V_C \quad (19)$$

Where derivative of the capacitor voltage $\frac{d}{dt} V_C$ can be determined from capacitor C_{syn} current in Figure 4 [5], [7], [13], [38], [42], [44], [51].

$$C_{\text{syn}} \frac{d}{dt} V_C = I_\tau - I_C \Rightarrow \frac{d}{dt} V_C = \frac{I_C - I_\tau}{C_{\text{syn}}} \quad (20)$$

The resulting differential equation is as (21).

$$\frac{d}{dt} I_{\text{out}} = \left(\frac{\kappa I_\tau}{U_T C_{\text{syn}}} \right) \left(\frac{I_{\text{in}}}{1 + \frac{I_{\text{out}}}{I_g}} - 1 \right) \times I_{\text{out}} \quad (21)$$

Where τ is the time-constant and if gate voltage V_g is greater than the capacitor voltage V_C , the differential equation of the filter can be described as a first-order low-pass filter differential equation as (22). The DPI synapse with current source circuit as shown in Figure 5.

$$\tau \frac{d}{dt} I_{\text{out}} + I_{\text{out}} = \frac{I_{\text{in}} I_g}{I_\tau} \quad (22)$$




Figure 5. DPI synapse with current source circuit

The output current I_{out} can be determined as (23) and (24).

$$\text{rise} \Rightarrow I_{\text{out}}(t) = \frac{I_{\text{in}} I_g}{I_\tau} (1 - e^{-\frac{t-t^+}{\tau}}) + I_{\text{out}}(t^+) e^{-\frac{t-t^+}{\tau}} \quad (23)$$

$$\text{decay} \Rightarrow I_{\text{out}}(t) = I_{\text{out}}(t^+) e^{-\frac{t-t^+}{\tau}} \quad (24)$$

Where $I_{\text{out}}(t^+)$ is the output current value in spike arrival time. The time-constant τ is of this filter depends on the value of the capacitor and voltage V_T . In the filter circuit the values of voltage V_g and voltage V_W control the filter gain [5], [7], [13], [38], [42], [44], [51].

Combining a WTA circuit with a DPI synapse and a leaky integrate-and-fire (LIF) neuron can create a sophisticated neural networks architecture as shown in the SSNs in Figure 1. WTA circuit can be implemented with connecting to or more current conveyers as shown in Figure 6. The WTA circuit select the synapse with the highest input signal strength wins and suppresses the activity of the other synapse [5], [7], [13], [38], [42], [44], [51].




Figure 6. WTA circuit

The input receives the analog vector input signals. The weighted multiplication multiply the input vector elements by corresponding weights in the analog VMM. The summation sum up the weighted products to get the final output [6], [52], [53]. The analog VMM input is fed to and is connected to the WTA circuit. The output provides the result of the VMM for further processing in the neural networks. The analog VMM circuits shown in Figure 7 can process multiple elements of the input vector simultaneously enabling parallel computation [6], [52], [53].




Figure 7. Analog VMM circuit

The STDP circuit is located in the learning plasticity module of the neural networks system as shown in Figure 1 [6], [7], [37], [38], [50]–[53]. The STDP circuit adjust the synaptic weights based on spike timing. The capacitor is used for comparing spike timings. The STDP circuit is typically located after the DPI synapse, WTA circuit, and LIF neuron in the block diagram as shown in Figure 8.

The STDP circuit shown in Figure 8 detects spikes from the pre-synaptic neuron. It triggers when the pre-synaptic voltage crosses a threshold. The STDP circuit measures the timing difference between the pre-synaptic and post-synaptic spikes. Then integrates the synapse current and adjusts the synaptic weight based on the timing information [5]–[7], [13], [37], [38], [42], [44], [50]–[53].




Figure 8. STDP circuit

3. A CMOS SYNAPSE CIRCUIT MODEL FOR SSN

Synapses are responsible for connecting neurons and communicating spike signals between them. A synapse receives spike voltages from the output of its pre-synaptic neuron. It produces a current based on a weight value. Then it feeds this weighted current to its post-synaptic [5]–[7], [13], [37], [38], [42], [44], [50]–[53]. A CMOS synapse circuit model for SSNs is shown in Figure 9. The CMOS synapse circuit design ensure that all transistors are working at the subthreshold level [4], [5], [50].




Figure 9. A CMOS synapse circuit model for SNN

A CMOS synapse circuit model for SNN time-constant τ_d can be described in (25) [4], [5], [50].

$$\tau_d = \frac{CV_T}{k_n I_\tau} \quad (25)$$

Where τ_d is the synapse time-constant and V_T is the thermal voltage, C is the capacitor C1 in synapse circuit shown in Figure 9, $k_n = W_n/L_n$ is the transistor width to length ratio parameter, and I_τ the sub-threshold drains current of transistor M7 in Figure 10.




Figure 10. The CMOS synapse circuit model for SNNs simulation results

Figure 9 shows the CMOS synapse circuit model for SSNs. The design ensure that all transistors are working at the subthreshold level similar to the model provided by studies [7], [35], [38]. In the circuit shown in Figure 9, the current through transistor M7 shown in Figure 9 was the determinant factor to control the time-constant parameter. The CMOS synapse circuit model for Spiking simulation results is shown in Figure 10. Using multiple-gated transistors configuration M8 and M9 transistors, an additional branch parallel to transistor M7 provided additional control where the synaptic output time-constant can be tuned. Figure 11 shows the proposed modified adaptive CMOS synapse circuit SNN model with time-constant parameter tuning.




Figure 11. The proposed modified adaptive CMOS synapse circuit SNN model with time-constant tuning

The transistors are operating at the subthreshold level weak inversion region. At this mode of operation, the current-voltage relationship is exponential where V_T is the thermal voltage, $k_n = Wn/Ln$ is the transistor width to length ratio parameter and C1 is the capacitor in synapse circuit shown in Figure 11.

Using Kirchoff's current law we get (26) and (27) [4], [5], [50].

$$i_c = i_2 - i_\tau \quad (26)$$

knowing that [4], [5], [50].

$$i_c = C \frac{dV_c(t)}{dt} \quad (27)$$

Substituting (26) in (27) we get (28) [4], [5], [50].

$$C \frac{dV_c(t)}{dt} = SI_o e^{\frac{k_p}{V_T}(V_{dd}-V_w)} - I_\tau \quad (28)$$

I_τ the sub-threshold drain current of transistor M7 in Figure 11 can be determined by substituting (27) in (28) we get (29) and (30) [4], [5], [50].

$$I_\tau = S_7 I_o e^{\frac{V_\tau}{V_T} k_n} \quad (29)$$

$$i_{synapse}(t) = S_8 I_o e^{\frac{k_n}{V_T} v_c(t)} \quad (30)$$

Taking the derivative of $i_{synapse}$ synapse current we get (31) [4], [5], [50].

$$\frac{di_{synapse}(t)}{dt} + \frac{k_n I_\tau}{CV_T} i_{synapse}(t) = \frac{S_8 k_n I_o}{CV_T} e^{\frac{k_p}{V_T}(V_{dd}-V_w)} \quad (31)$$

The synapse time constant τ can be determined by (32) [4], [5], [50].

$$\tau = \frac{CV_T}{K_n I_\tau} \quad (32)$$

Where τ is the synapse time-constant and V_T is the thermal voltage, C is the capacitor C1 in synapse circuit shown in Figure 9, $k_n = Wn/Ln$ is the transistor width to length ratio parameter and I_τ the sub-threshold drains current of transistor M7 in Figure 11.

The modified CMOS synapse circuit shown in Figure 11 time-constant τ_r is given by (33) [4], [5], [50].

$$\tau_r = \frac{CV_T}{k_n(I_{tr} + I_T)} \quad (33)$$

Where τ_r is the modified synapse circuit time-constant and V_T is the thermal voltage, C1 is the capacitor in synapse circuit shown in Figure 11, $k_n = W_n/L_n$ is the transistor width to length ratio parameter, I_T the sub-threshold drains current of transistor M7 and $(I_{tr} + I_T)$ is the total sub-threshold drain current of the multiple-gated transistor M8, M9, and M7 shown in Figure 11. By using multiple-gated transistors configuration M8 and M9 transistors, an additional branch parallel to transistor M7 provide additional control where the synaptic output time-constant is tuned.

The simulation results shown in Figure 12 illustrate the tuning of the modified CMOS synapse circuit time-constant parameter. By using multiple-gated transistors configuration M8 and M9 transistors, an additional branch parallel to transistor M7 shown in Figure 11 provide additional control where the synaptic output time-constant is tuned. The effect of changing multiple-gated transistors bias voltage on the decaying time-constant from $V_{t1}=0.25$ V bias voltage to $V_{t1}=0.3$ V and to $V_{t1}=0.45$ V is shown in Figure 12. By using multiple-gated transistor configuration in the modified CMOS synapse the synaptic output current time-constant is tuned. The effect of changing the multiple-gated transistor bias voltage from 0.25 to 0.45 V tunes the spiking output current exponential time-constant range by 200 ms as shown in simulation results in Figure 12. By tuning the decaying exponential time-constant with multiple-gated transistor configuration, the proposed modified CMOS synapse captures the dynamic nature of biological synapses. Table 1 shows the adaptive modified CMOS synapse circuit transistor dimensions width and length. Table 2 shows the tunable of time-constant range of previously published synapse designs in comparison to the proposed synapse design. Our proposed synapse design with multiple-gated transistor configuration achieved a tunable time-constant range of 200 ms compared to previously published work with limited tunable time-constant range to 100 ms.




Figure 12. The modified adaptive CMOS synapse circuit SNN model with time-constant tuning

Table 1. Adaptive modified CMOS synapse transistor dimensions

Transistor dimensions	Length	Width
M1	2	4
M2	5	10
M3	5	15
M4	5	10
M5	5	10
M6	5	10
M7	5	10
M8	5	15
M9	5	15

Table 2. Synapse design tunable time-constant range comparison

Synapse design	Circuit configuration	Time-constant tuning range
Merolla <i>et al.</i> [1]	Feedback control	100 ms
Hu <i>et al.</i> [2]	Memristor-based	100 ms
Kwon <i>et al.</i> [3]	Floating-gate	1 ms
Tete <i>et al.</i> [4]	Varying capacitors	10 us to 100 ms
Liu [5]	Memristor-based	1 ms to 100 ms
Hong <i>et al.</i> [6]	Memristor-based	100 us to 100 ms
This Work	Multiple-gated	200 ms

4. SPIKING INTEGRATE-AND-FIRE CMOS NEURON

A spiking integrate-and-fire CMOS neuron is a type of artificial neuron that is designed to simulate the behavior of biological neurons using CMOS technology [7], [38]. The integrate-and-fire CMOS neuron circuits can be used in various applications such as neural network systems, neuromorphic computing [8], [10]–[12], [34], [44], [54], [55] and brain-inspired computational systems [14]–[16]. A tunable spiking QIF neuron incorporates a quadratic function to model the non-linear behavior of biological neurons more accurately than integrate-and-fire CMOS neuron. Neuromorphic circuits, including QIF CMOS neurons, have gained significant interest in the field of artificial intelligence and neuroscience [17], [56]. Due to their potential for high-speed, low-power, and parallel information processing, that makes them more efficient compared with Von Neumann bottleneck architecture [20]–[24], [34], [37], [48]–[50].

The QIF CMOS neurons are typically implemented using CMOS technology. QIF CMOS neuron can be used in various applications, including SNNs, neuromorphic computing and parallel computing architectures such as brain-machine interfaces [12], [25]–[28]. By accurately modeling the behavior of biological neurons, the spiking integrate-and-fire neuron can enable precise control of assistive technologies [3], [29]–[31], [33], [40], [43]. In studies [7], [38] implemented an integrate-and-fire CMOS neuron using differential pair topology achieving low power consumption. In studies [7], [38] implemented his integrate-and-fire neuron in 800 nm CMOS process using 20 transistors. Schaik *et al.* [34] implemented his CMOS neuron using current-mode circuit topology with limited tunability capability. Qiao *et al.* [14] also designed his CMOS neuron using current-mode topology. Whereas in studies [29], [43] implemented his neuron design using switch-capacitor circuit configuration. Indiveri *et al.* [45] designed a QIF CMOS neuron in 350 nm process using 14 transistors. In studies [31], [33] implemented an integrate-and-fire CMOS neuron in 65 nm process using 10 transistors. Whereas Schaik *et al.* [34] designed an Izhikevich CMOS neuron model in 90 nm process using 17 transistors. Indiveri and Liu [35] implemented his CMOS neuron using transconductance amplifier topology however it does not have circuit tunable capability. Moreover, Indiveri *et al.* [38] designed his integrate-and-fire neuron with membrane potential range of 1.5 V in 800 nm CMOS process however it does not have a tuning capability. Van Schaik *et al.* [34] designed his Izhikevich neuron with membrane potential range of 150 mV in 65 nm CMOS process with a frequency tuning range of 200 Hz. Ou and Ferreira [36] designed his Morris-Lecar neuron with membrane potential range of 200 mV in 180 nm CMOS process with a frequency tuning range of 290 Hz.

5. LEAKY INTEGRATE-AND-FIRE CMOS NEURON MODEL

A LIF neuron model includes a leak term to the membrane potential that reflects the diffusion of ions that occurs through the membrane when some equilibrium is not reached in the cell [57], [58]. The LIF neuron model consist of a capacitor C in parallel with a resistor R driven by a current I(t). The driving current is split into two components and is described in (34) [54], [57]–[60].

$$I(t) = I_R - I_C \quad (34)$$

Where I(t) is the input current injected to the neuron and I_R is the current that flows through its membrane resistor and I_C is the current that flows through its circuit capacitor representing the neuron membrane capacitor.

Rearranging (1) with Ohms law and the capacitor current, we get (35).

$$I(t) = \frac{V_{mem}}{R} + C \cdot \frac{dV_{mem}}{dt} \quad (35)$$

Multiplying (2) with R and introducing τ neuron membrane time constant, the (35) becomes (36) [57], [58].

$$\tau \cdot \frac{dV_{mem}}{dt} = -V_{mem} + R \cdot I(t) \quad (36)$$

Where V_{mem} is the neuron membrane potential.

Figure 13 shows a LIF CMOS neuron model including its circuit capacitor representing the neuron membrane capacitor. The input current I_{in} injected to the neuron flowing through transistor M1 in Figure 13 can be described as (37) [54], [57]–[60].

$$I_{in} = I_{th} e^{\frac{K(V_{dd}-V_{in}-V_{T0}))}{V_T}} \left(1 - e^{\frac{-(V_{dd}-V_{mem})}{V_T}}\right) \quad (37)$$

The leak current I_{leak} injected to the neuron flowing through transistor M2 in Figure 13 can be described as (38) [57]–[59].

$$I_{leak} = I_{th} e^{K(V_t-V_1-V_{T0})} \left(1 - e^{\frac{-(V_{mem}-V_1)}{V_T}}\right) \quad (38)$$

Adding both currents by taking the current node equation between M1 and M2, the current flowing through the membrane capacitance can be described as (39).

$$\left(\frac{dV}{dt} V_{mem}\right) (C_{mem} + C_f) = I_{in} - I_{leak} \quad (39)$$




Figure 13. Modeling a LIF CMOS neuron

In a LIF CMOS neuron model, the neuron will fire when the input current I exceeds the threshold current, otherwise it will leak out any potential change. It exhibits periodic spiking T [57]–[59].

$$T = \tau \ln \left(\frac{RI_o}{RI_o - V_{th}} \right) \quad (40)$$

Where τ is the time constant of the circuit and V_{th} is the threshold voltage. Since there is a spike every time the capacitance discharges, the spike firing frequency f is the reciprocal of time T and the spike firing frequency f can be described as (41).

$$f = \frac{1}{\tau \ln \left(\frac{RI_o}{RI_o - V_{th}} \right)} \quad (41)$$

Figure 14 shows a MATLAB simulation of a LIF membrane potential with constant input current. Figure 15 shows a Tensorflow python simulation of a LIF membrane potential with constant input current. Figure 16 shows another implementation of a LIF subthreshold CMOS neuron circuit [61].

In Figure 16, the current flowing through membrane capacitance C_v can be described as (42).

$$\left(C_v \frac{dV}{dt}\right) = I_{M3} - I_{M5} + I_{syn} \quad (42)$$

Whereas the current flowing the circuit capacitance C_U can be described as (43).

$$\left(C_U \frac{dV}{dt}\right) = I_{M4} - I_{M6} \quad (43)$$




Figure 14. MATLAB simulation of a LIF membrane potential with constant input current




Figure 15. Tensorflow python simulation of a LIF membrane potential with constant input current




Figure 16. A LIF subthreshold CMOS neuron implementation [61]

6. QIF CMOS NEURON MODEL

The QIF neuron model is described by the following differential equation in (44) [10], [16], [54], [59], [60], [62].

$$\frac{dV}{dt} = (V - V_{reset})(V - V_{th}) + I \quad (44)$$

Where dV/dt is the rate of change of the membrane potential and V is the membrane potential. V_{reset} is the reset potential. V_{th} is the threshold potential, and I is the input current [10], [16], [54], [59], [60], [62].

The QIF neuron model can be rearranged into (45). R and C being the resistance and capacitance respectively of the QIF neuron circuit integrator [54], [59], [60], [62].

$$RC \frac{d}{dt} V = V^2 + I \quad (45)$$

The quadratic term captures the neuron firing rate nonlinear quadratic behavior. The QIF neuron model can be implemented as an analog circuit implementation where V is the voltage across the cell membrane and I is the input current with a given reset condition described as (46) [15], [58], [60], [62], [63].

$$V = \frac{1}{RC} \int V^2 + I \text{ When } V > V_{\text{peak}} \text{ then } V = V_{\text{reset}} \quad (46)$$

The QIF neuron model exhibits a periodic spiking T that can be described as (47) [54], [59], [60], [62], [64].

$$T = \frac{1}{2\sqrt{I}} \ln \left(\frac{(V_{\text{peak}} - \sqrt{I})(V_{\text{reset}} + \sqrt{I})}{(V_{\text{peak}} + \sqrt{I})(V_{\text{reset}} - \sqrt{I})} \right) \quad (47)$$

Where the V_{peak} is the peak membrane potential and V_{reset} is the reset potential, and I is the input current.

$$\log(\lambda) = \frac{2ra}{\sigma_n^2} \quad (48)$$

7. PROPOSED ADAPTIVE QUADRATIC INTEGRATE-AND-FIRE CMOS NEURON

The proposed AQIF CMOS neuron is shown in Figure 17. A differential pair with variable capacitor integrator (Figure 17(a)), voltage amplifier (Figure 17(b)), variable diode capacitor (Figure 17(c)), a tunable schmitt trigger threshold detector circuit (Figure 17(d)) and a switch metal oxide semiconductor field effect transistor (MOSFET) transistor are integrated in the AQIF CMOS neuron which models the quadratic neuron behavior. The proposed AQIF CMOS neuron has the ability to adjust the spiking frequency without changing the input current.

The QIF CMOS neuron dynamics is represented in the form of a differential equation describing the action potential of the neuron as (49) [39], [40], [51], [60], [62], [64], [65].

$$C_m \frac{dV}{dt} = g_L \frac{(V - V_{th})(V - V_{reset})}{(V_{th} - V_{reset})} + I \quad (49)$$

Where C_m is the membrane capacitance, V_{th} is the threshold potential, V_{reset} is the reset potential, I is the input current, and g_L is the leak conductance. The rate of change of the membrane potential $\frac{dV}{dt}$ is determined by the input current I , leak conductance g_L , and the equation quadratic term $\frac{(V - V_{th})(V - V_{reset})}{(V_{th} - V_{reset})}$. This quadratic term introduces nonlinearity into the neuron's dynamics resulting in its spiking behavior.

The AQIF CMOS neuron membrane time constant τ , near threshold voltage, can be described as (50) [39], [40], [45], [62], [65]–[67].

$$\tau = \frac{C(V_{th} - V_{reset})}{g_L(V_{th} + V_{reset})} \quad (50)$$

The AQIF CMOS neuron exhibits firing rate f as a function of input current I to the neuron [9], [41], [55], [57], [60], [68]–[71].

$$f = \frac{2\sqrt{I}}{\tau \cdot (V_{th} - V_{reset}) \cdot \ln \left(\frac{(V_{th} - V_{mem}) + \sqrt{I}}{(V_{reset} - V_{mem}) + \sqrt{I}} \right)} \quad (51)$$

Where τ is the neuron membrane time constant and R is the membrane resistance and C is the neuron membrane capacitance. V_{mem} represents the membrane potential of the AQIF CMOS neuron, V_{th} is the threshold potential at which the neuron fires an action potential, V_{reset} is the reset potential after a spike occurs, I is the input current to the neuron, and τ is the time constant associated with the neuron membrane potential [37], [38], [72]–[75].

The proposed AQIF CMOS neuron shares the ability to adjust its parameters to control its behavior and response characteristics. The differential amplifier integrator (M4-M8) circuit is coupled with a variable diode capacitor (M13-M18) circuit as shown in Figure 17. The variable diode capacitor is placed between the integration stage and the tunable Schmitt trigger (M19-M26) circuit. The positive feedback occurs through

the quadratic nonlinearity introduced by the nonlinear element switch MOSFET M2 operating in the saturation region to implement the quadratic dynamics of the CMOS neuron.




Figure 17. Proposed AQIF CMOS neuron of (a) differential pair integrator, (b) voltage amplifier, (c) variable diode capacitor, and (d) tunable schmitt trigger

The integrated output voltage, which represents the membrane potential, is fed into the variable diode capacitor. The variable diode capacitor is a circuit that uses a diode transistor M15 and a capacitor C3 of 1nF in conjunction. The diode transistor M15 acts as a variable resistor, allowing the time constant to be changed by varying the diode transistor bias voltage.

The membrane time constant $\tau = \frac{C(V_{th}-V_{reset})}{g_L(V_{th}+V_{reset})}$ in (14) the parameter that can be varied by the variable diode capacitor is the leak conductance g_L . The variable diode capacitor circuit allows for the adjustment of the time constant τ by changing the bias voltage of the diode transistor M15. In the (14), the membrane time constant τ is inversely proportional to the leak conductance g_L .

By adjusting the bias voltage of the diode in the variable diode capacitor integrator circuit, the effective leak conductance can be adjusted, resulting in a corresponding change in the time constant of the circuit. Therefore, by varying the diode bias voltage V_{bias} in the variable diode capacitor integrator, the time constant τ can be tuned to achieve the desired spike frequency behavior of the circuit as shown in (52).

$$V_{bias} = \frac{\tau g_L (V_{th} + V_{reset})}{C + V_{th} - V_{reset}} \quad (52)$$

Therefore, to achieve a time constant of 3.2 ms corresponding to spike frequency 312.5 Hz, the variable diode capacitor bias voltage in the circuit is adjusted to 1.1 V as shown in Table 3. To achieve a time constant of 17.1 ms corresponding to spike frequency 58.4, the variable diode capacitor bias voltage in the circuit is adjusted to 0.9 V as shown in Table 4.

Table 3. Variable capacitor integrator bias voltage tuning for spike frequency 312.5 Hz

Parameter	Value
Membrane time constant τ	3.2 ms
Leak conductance g_L	100 μ S
Threshold potential V_{th}	0.35 V
Reset potential V_{reset}	-0.75 V
Bias Voltage V_{bias}	1.1 V

Table 4. Variable capacitor integrator bias voltage tuning for spike frequency 58.4 Hz

Parameter	Value
Membrane time constant τ	17.1 ms
Leak conductance g_L	100 μ S
Threshold potential V_{th}	0.35 V
Reset potential V_{reset}	-0.75 V
Bias Voltage V_{bias}	0.9 V

The output of the variable diode capacitor is passed to the tunable Schmitt trigger (M19-M26) circuit, which compares the voltage with adjustable threshold levels to generate the output spike when the upper threshold is reached. The tunable Schmitt trigger circuit is set with the upper threshold V_{th_high} to

0.35 V and the lower threshold $V_{th_{low}}$ is set to -0.2 V as shown in Table 5. The membrane potential gradually increases due to the injected current. It continues to rise until it reaches the upper threshold $V_{th_{high}}$. When the membrane potential V exceeds the upper threshold $V_{th_{high}}$ of 0.35 V, the Schmitt trigger CMOS circuit detects this and generates a positive spike or action potential. After generating the spike, the membrane potential is reset to the reset potential V_{reset} of -0.75 V to simulate the refractory period of the neuron.

The membrane potential starts to integrate incoming currents again until it reaches the lower threshold $V_{th_{low}}$ of -0.2 V. As the membrane potential gradually increases, the Schmitt trigger circuit detects the crossing of $V_{th_{low}}$ of -0.2 V and generates another positive spike indicating another action potential. As the membrane potential crosses, the upper threshold, this process repeats generating action potentials at regular intervals as shown in Figures 18 and 19.

Table 5. Tunable CMOS Schmitt trigger parameters

Parameter	Value
Upper threshold potential $V_{th_{high}}$	0.35 V
Lower threshold potential $V_{th_{low}}$	-0.2 V
Reset potential V_{reset}	-0.75 V




Figure 18. Simulation results for the AQIF CMOS neuron circuit quadratic voltage behavior




Figure 19. Simulation results for the AQIF CMOS neuron circuit spiking voltage with 58.4 Hz spiking frequency and 17.1 ms spiking period

8. AQIF CMOS NEURON SIMULATION PERFORMANCE

Figure 18 shows the simulation results for the AQIF CMOS neuron circuit quadratic voltage behavior. Figure 19 shows simulation results for the AQIF CMOS neuron circuit spiking voltage and with 58.4 Hz spiking with the $V_{peak}=0.95$ V and $V_{reset}=-0.75$ V and a switching threshold of 0.35 V. The tunability of the AQIF CMOS neuron circuit refers to the ability to adjust its parameters to control its behavior characteristics. Figure 19 shows simulation results for the AQIF CMOS neuron circuit spiking voltage with

58.4 Hz spiking frequency and 17.1 ms spiking period. Figure 20 shows simulation results for the AQIF CMOS neuron circuit spiking behavior fast Fourier transform (FFT) with 58.4 Hz spiking frequency. Figure 21 shows simulation results for the AQIF CMOS neuron circuit spiking voltage with 312.5 Hz spiking frequency and 3.2 ms spiking period. Figure 22 shows simulation results for the AQIF CMOS neuron circuit spiking behavior FFT with 312.5 Hz spiking frequency.




Figure 20. Simulation results for the AQIF CMOS neuron circuit spiking behavior FFT with 58.4 Hz spiking frequency




Figure 21. Simulation results for the AQIF CMOS neuron circuit spiking behavior FFT with 312.5 Hz spiking frequency




Figure 22. Simulation results for the AQIF CMOS neuron circuit spiking behavior FFT with 312.5 Hz spiking frequency

The fully integrated AQIF CMOS neuron circuit number of transistors is 26 transistors as shown in Table 6. Table 6 shows some of the previously published work was design with less number of transistors. Circuits techniques that may lead to less number of transistors implementation are good to explore in future designs. Fully-integrated CMOS neuron comparison with the AQIF CMOS neuron is shown in Table 7. The tunable spiking frequency CMOS neuron comparison with the proposed AQIF CMOS neuron is shown in Table 7. Tunability is defined as the ability to adjust spiking frequency without changing the input current I . As shown in Table 6, Indiveri and Horiuchi [7] designed his integrate-and-fire neuron with total of 20 transistors and with membrane potential range of 1.5 V in 800 nm CMOS process however it does not have a tuning capability. Indiveri and Horiuchi [7] implemented his integrate-and-fire CMOS neuron using differential pair topology and achieved low power consumption. Srinivasan and Cowan [19] designed his Izhikevich neuron with limited membrane potential range of 150 mV in 65 nm CMOS process with a frequency tuning range of 200 Hz. Srinivasan and Cowan [19] did his CMOS neuron using current-mode circuit topology with total of 18 transistors as shown in Table 5 and with limited tunability capability. Van Schaik *et al.* [34] designed his Izhikevich neuron with total of 17 transistors. Indiveri *et al.* [45] did his QIF neuron with 14 transistors however with no tuning capability. Whereas Ou and Ferreira [36] designed a Morris-Lecar neuron with limited membrane potential range of 200 mV in 180 nm CMOS process with a frequency tuning range of 290 Hz as shown in Table 7.

Table 6. Fully-integrated CMOS neuron comparison with AQIF neuron

	Neuron Model	Transistor Count	Energy/Spike [p]	CMOS Process
Indiveri and Horiuchi [7]	Integrate-and-Fire	20	900	800 nm
Indiveri <i>et al.</i> [45]	Quadratic I and F	14	790	350 nm
Srinivasan and Cowan [19]	Izhikevich	18	1060	65 nm
Sourikopoulos <i>et al.</i> [33]	Integrate-and-Fire	10	720	65 nm
Van Schaik <i>et al.</i> [34]	Izhikevich	17	700	90 nm
This work	AQIF	26	860	130 nm

Table 7. Tunable spiking frequency CMOS neuron comparison with AQIF CMOS neuron

	Configuration	Frequency tuning range	Membrane potential range	Tunability	Process
Indiveri and Horiuchi [7]	Integrate-and-Fire	0 Hz	1.5 V	None	800 nm
Srinivasan and Cowan [19]	Izhikevich	200 Hz	150 mV	Tunable	65 nm
Ou and Ferreira [36]	Morris-Lecar	290 Hz	200 mV	Tunable	180 nm
This Work	Adaptive Quadratic	255 Hz	1.7 V	Tunable	130 nm

9. CONCLUSION

The design of a fully integrated adaptive modified CMOS synapse circuit is presented. By using multiple-gated transistor configuration in the modified CMOS synapse an additional branch provide control where the synaptic output current time-constant is tuned. The effect of changing the multiple-gated transistor bias voltage from 0.25 to 0.45 V tunes the spiking output current exponential time-constant range as shown in simulation results. Our proposed synapse design with multiple-gated transistor configuration achieved a tunable time-constant range of 200 ms compared to previously published work with limited tunable time-constant range to 100 ms. By tuning the decaying exponential time-constant with multiple-gated transistor configuration, the proposed modified CMOS synapse captures the dynamic nature of biological synapses. Moreover, the design of a fully integrated AQIF CMOS neuron was presented as well. A differential pair with variable capacitor integrator and a tunable schmitt trigger threshold detector circuit are integrated in the CMOS neuron that can be tuned varying its spiking frequency. The proposed AQIF CMOS neuron has the ability to adjust the spiking frequency without changing the input current. The simulation results show the proposed AQIF CMOS neuron circuit spiking frequency can be tuned from 58.4 to 312.5 Hz and its spiking period from 17.1 to 3.2 ms with tuning the bias voltage of variable capacitor integrator. Having a peak voltage $V_{\text{peak}}=0.95$ V, a reset voltage $V_{\text{reset}}=-0.75$ V and a voltage threshold of 0.35 V with a membrane potential range of 1.5 V. The proposed CMOS neuron number of transistors is 26 designed in 130 nm process with a supply voltage of 1.8 V and a total power dissipation of 1.8 mW.

REFERENCES




- [1] P. A. Merolla *et al.*, "A million spiking-neuron integrated circuit with a scalable communication network and interface," *Science*, vol. 345, pp. 668–673, Aug. 2014, doi: 10.1126/science.1254642.
- [2] M. Hu, Y. Chen, J. J. Yang, Y. Wang, and H. Li, "A compact memristor-based dynamic synapse for spiking neural networks," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 36, no. 8, pp. 1353–1366, Aug. 2017, doi: 10.1109/TCAD.2016.2618866.
- [3] M. W. Kwon, H. Kim, J. Park, and B. G. Park, "Integrate-and-fire neuron circuit and synaptic device with floating body MOSFETs," *Journal of Semiconductor Technology and Science*, vol. 14, no. 6, pp. 755–759, Dec. 2014, doi: 10.5573/JSTS.2014.14.6.755.
- [4] A. D. Tete, A. Y. Deshmukh, P. Bajaj, and A. G. Keskar, "Design of dynamic synapse circuits with VLSI design approach," in *Proceedings - 3rd International Conference on Emerging Trends in Engineering and Technology, ICETET 2010*, Nov. 2010, pp. 707–711, doi: 10.1109/ICETET.2010.158.
- [5] S. C. Liu, "Analog VLSI circuits for short-term dynamic synapses," *Eurasip Journal on Applied Signal Processing*, vol. 2003, no. 7, pp. 620–628, Jun. 2003, doi: 10.1155/S1110865703302094.
- [6] Q. Hong, L. Zhao, and X. Wang, "Novel circuit designs of memristor synapse and neuron," *Neurocomputing*, vol. 330, pp. 11–16, Feb. 2019, doi: 10.1016/j.neucom.2018.11.043.
- [7] G. Indiveri and T. K. Horiuchi, "Frontiers in neuromorphic engineering," *Frontiers in Neuroscience*, vol. 5, 2011, doi: 10.3389/fnins.2011.00118.
- [8] G. Maranhão and J. G. Guimarães, "Low-power hybrid memristor-CMOS spiking neuromorphic STDP learning system," *IET Circuits, Devices and Systems*, vol. 15, no. 3, pp. 237–250, May 2021, doi: 10.1049/cds2.12018.
- [9] E. M. Izhikevich, "Hybrid spiking models," *Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences*, vol. 368, no. 1930, pp. 5061–5070, Nov. 2010, doi: 10.1098/rsta.2010.0130.
- [10] N. Brunel and P. E. Latham, "Firing rate of the noisy quadratic integrate-and-fire neuron," *Neural Computation*, vol. 15, no. 10, pp. 2281–2306, Oct. 2003, doi: 10.1162/089976603322362365.
- [11] A. Basu, L. Deng, C. Frenkel, and X. Zhang, "Spiking neural network integrated circuits: a review of trends and future directions," in *Proceedings of the Custom Integrated Circuits Conference*, 2022, vol. 2022-April, pp. 1–8, doi: 10.1109/CICC53496.2022.9772783.
- [12] B. Rajendran, A. Sebastian, M. Schmuker, N. Srinivasa, and E. Eleftheriou, "Low-power neuromorphic hardware for signal processing applications: a review of architectural and system-level design approaches," *IEEE Signal Processing Magazine*, vol. 36, no. 6, pp. 97–110, 2019, doi: 10.1109/MSP.2019.2933719.
- [13] C. Mead and M. Ismail, *Analog VLSI implementation of neural systems*, vol. 80. Boston, Massachusetts: Springer New York, 1989, doi: 10.1007/978-1-4613-1639-8.
- [14] N. Qiao *et al.*, "A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses," *Frontiers in Neuroscience*, vol. 9, Apr. 2015, doi: 10.3389/fnins.2015.00141.
- [15] A. K. Shah, E. S. Cho, J. Park, H. Shin, and S. Cho, "A compact integrate-and-fire neuron circuit embedding operational transconductance amplifier for fidelity enhancement," *IEEE Access*, vol. 11, pp. 53932–53938, 2023, doi: 10.1109/ACCESS.2023.3281502.
- [16] E. J. Basham and D. W. Parent, "An analog circuit implementation of a quadratic integrate and fire neuron," in *Proceedings of the 31st Annual International Conference of the IEEE Engineering in Medicine and Biology Society: Engineering the Future of Biomedicine, EMBC 2009*, 2009, pp. 741–744, doi: 10.1109/IEMBS.2009.5332655.
- [17] A. Nowbahari, L. Marchetti, and M. Azadmehr, "Subthreshold modeling of a tunable CMOS Schmitt trigger," *IEEE Access*, vol. 11, pp. 10977–10984, 2023, doi: 10.1109/ACCESS.2023.3241492.
- [18] D. Hajtas and D. Durackova, "Switched capacitor-based implementation of integrate-and-fire neural networks," *Journal of Electrical Engineering*, vol. 54, no. 7–8, pp. 208–212, 2003.
- [19] K. Srinivasan and G. Cowan, "Subthreshold CMOS implementation of the Izhikevich neuron model," in *2022 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2022, pp. 1062–1066, doi: 10.1109/ISCAS48785.2022.9937826.
- [20] S. Millner, A. Grübl, K. Meier, J. Schemmel, and M. O. Schwartz, "A VLSI implementation of the adaptive exponential integrate-and-fire neuron model," in *Advances in Neural Information Processing Systems 23: 24th Annual Conference on Neural*

- Information Processing Systems 2010, NIPS 2010*, 2010, pp. 1642–1650.
- [21] M. Kimura, Y. Shibayama, and Y. Nakashima, “Neuromorphic chip integrated with a large-scale integration circuit and amorphous-metal-oxide semiconductor thin-film synapse devices,” *Scientific Reports*, vol. 12, no. 1, 2022, doi: 10.1038/s41598-022-09443-y.
 - [22] S. R. Schultz and M. A. Jabri, “Analogue VLSI ‘integrate-and-fire’ neuron with frequency adaptation,” *Electronics Letters*, vol. 31, no. 16, pp. 1357–1358, Aug. 1995, doi: 10.1049/el:19950932.
 - [23] J. J. Lee, J. Park, M. W. Kwon, S. Hwang, H. Kim, and B. G. Park, “Integrated neuron circuit for implementing neuromorphic system with synaptic device,” *Solid-State Electronics*, vol. 140, pp. 34–40, Feb. 2018, doi: 10.1016/j.sse.2017.10.012.
 - [24] S. Song, B. Jeon, S. Hwang, M. H. Baek, J. H. Lee, and B. G. Park, “Integrate-and-fire neuron circuit with synaptic off-current blocking operation,” *IEEE Access*, vol. 9, pp. 127841–127851, 2021, doi: 10.1109/ACCESS.2021.3108186.
 - [25] K. Nalliboyina and S. Ramachandran, “An energy-efficient hybrid CMOS spiking neuron circuit design with a memristive based novel T-type artificial synapse,” *AEU - International Journal of Electronics and Communications*, vol. 173, Jan. 2024, doi: 10.1016/j.aeue.2023.154982.
 - [26] J. V. Arthur and K. A. Boahen, “Silicon-neuron design: a dynamical systems approach,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 5, pp. 1034–1043, May 2011, doi: 10.1109/TCSI.2010.2089556.
 - [27] W. Gerstner, W. M. Kistler, R. Naud, and L. Paninski, *Neuronal dynamics: from single neurons to networks and models of cognition*. Cambridge University Press, 2014, doi: 10.1017/CBO9781107447615.
 - [28] Y. Li, X. Cui, Y. Zhou, and Y. Li, “A comparative study on the performance and security evaluation of spiking neural networks,” *IEEE Access*, vol. 10, pp. 117572–117581, 2022, doi: 10.1109/ACCESS.2022.3220367.
 - [29] S. Yu, “Neuro-inspired computing with emerging nonvolatile memorys,” *Proceedings of the IEEE*, vol. 106, no. 2, pp. 260–285, Feb. 2018, doi: 10.1109/JPROC.2018.2790840.
 - [30] A. Hazan and E. E. Tsur, “Neuromorphic analog implementation of neural engineering framework-inspired spiking neuron for high-dimensional representation,” *Frontiers in Neuroscience*, vol. 15, Feb. 2021, doi: 10.3389/fnins.2021.627221.
 - [31] F. Danneville, C. Loyez, K. Carpentier, I. Sourikopoulos, E. Mercier, and A. Cappy, “A sub-35 pW Axon-Hillock artificial neuron circuit,” *Solid-State Electronics*, vol. 153, pp. 88–92, Mar. 2019, doi: 10.1016/j.sse.2019.01.002.
 - [32] J. H. B. Wijekoon and P. Dudek, “Spiking and bursting firing patterns of a compact VLSI cortical neuron circuit,” in *IEEE International Conference on Neural Networks - Conference Proceedings*, Aug. 2007, pp. 1332–1337, doi: 10.1109/IJCNN.2007.4371151.
 - [33] I. Sourikopoulos *et al.*, “A 4-fJ/spike artificial neuron in 65 nm CMOS technology,” *Frontiers in Neuroscience*, vol. 11, Mar. 2017, doi: 10.3389/fnins.2017.00123.
 - [34] A. V. Schaik, C. Jin, A. McEwan, and T. J. Hamilton, “A log-domain implementation of the Izhikevich neuron model,” in *ISCAS 2010-2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems*, 2010, pp. 4253–4256, doi: 10.1109/ISCAS.2010.5537564.
 - [35] G. Indiveri and S. C. Liu, “Memory and information processing in neuromorphic systems,” *Proceedings of the IEEE*, vol. 103, no. 8, pp. 1379–1397, Aug. 2015, doi: 10.1109/JPROC.2015.2444094.
 - [36] J. Ou and P. M. Ferreira, “A tunable Morris-Lecar spiking neuron in CMOS,” in *2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)*, 2023, pp. 914–917, doi: 10.1109/MWSCAS57524.2023.10406001.
 - [37] C. D. Schuman *et al.*, “A survey of neuromorphic computing and neural networks in hardware,” *arXiv-Computer Science*, pp. 1–88, May 2017.
 - [38] G. Indiveri, F. Stefanini, and E. Chicca, “Spike-based learning with a generalized integrate and fire silicon neuron,” in *ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems*, 2010, pp. 1951–1954, doi: 10.1109/ISCAS.2010.5536980.
 - [39] X. Wu, V. Saxena, K. Zhu, and S. Balagopal, “A CMOS spiking neuron for brain-inspired neural networks with resistive synapses and in situ learning,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 62, no. 11, pp. 1088–1092, 2015, doi: 10.1109/TCSII.2015.2456372.
 - [40] M. W. Kwon, K. Park, and B. G. Park, “Low-power adaptive integrate-and-fire neuron circuit using positive feedback fet co-integrated with CMOS,” *IEEE Access*, vol. 9, pp. 159925–159932, 2021, doi: 10.1109/ACCESS.2021.3131743.
 - [41] B. Liu, S. Konduri, R. Minnich, and J. Frenzel, “Implementation of pulsed neural networks in CMOS VLSI technology,” in *WSEAS Transactions on Electronics*, 2005, vol. 2, no. 1, pp. 42–49.
 - [42] B. Han, A. Sengupta, and K. Roy, “On the energy benefits of spiking deep neural networks: a case study,” in *Proceedings of the International Joint Conference on Neural Networks*, 2016, vol. 2016-Octob, pp. 971–976, doi: 10.1109/IJCNN.2016.7727303.
 - [43] D. Liu, H. Yu, and Y. Chai, “Low-power computing with neuromorphic engineering,” *Advanced Intelligent Systems*, vol. 3, no. 2, Feb. 2021, doi: 10.1002/aisy.202000150.
 - [44] C. Mead, “Neuromorphic electronic systems,” *Proceedings of the IEEE*, vol. 78, no. 10, pp. 1629–1636, 1990, doi: 10.1109/5.58356.
 - [45] G. Indiveri *et al.*, “Neuromorphic silicon neuron circuits,” *Frontiers in Neuroscience*, vol. 5, 2011, doi: 10.3389/fnins.2011.00073.
 - [46] K. Yamazaki, V. K. Vo-Ho, D. Bulsara, and N. Le, “Spiking neural networks and their applications: a review,” *Brain Sciences*, vol. 12, no. 7, 2022, doi: 10.3390/brainsci12070863.
 - [47] D. V. Christensen *et al.*, “2022 Roadmap on neuromorphic computing and engineering,” *Neuromorphic Computing and Engineering*, vol. 2, no. 2, 2022, doi: 10.1088/2634-4386/ac4a83.
 - [48] S. A. Aamir *et al.*, “A mixed-signal structured AdEx neuron for accelerated neuromorphic cores,” *IEEE Transactions on Biomedical Circuits and Systems*, vol. 12, no. 5, pp. 1027–1037, Oct. 2018, doi: 10.1109/TBCAS.2018.2848203.
 - [49] E. Dhanya, N. Pradhan, R. Sunitha, and A. Sreedevi, “Analysis of the dynamic behaviour of a single Hodgkin-Huxley neuron model,” in *2015 International Conference on Emerging Research in Electronics, Computer Science and Technology, ICERECT 2015*, Dec. 2016, pp. 441–446, doi: 10.1109/ERECT.2015.7499056.
 - [50] L. F. Abbott, “Lapicque’s introduction of the integrate-and-fire model neuron (1907),” *Brain Research Bulletin*, vol. 50, no. 5–6, pp. 303–304, 1999, doi: 10.1016/S0361-9230(99)00161-6.
 - [51] S. K. Vohra, S. A. Thomas, M. Sakare, and D. M. Das, “CMOS circuit implementation of spiking neural network for pattern recognition using on-chip unsupervised STDP learning,” *arXiv-Electrical Engineering and Systems Science*, pp. 1–8, Apr. 2022.
 - [52] F. T. Zohora, S. Debnath, and A. B. M. H. U. Rashid, “Memristor-CMOS hybrid implementation of leaky integrate and fire neuron model,” in *2nd International Conference on Electrical, Computer and Communication Engineering, ECCE 2019*, Feb. 2019, pp. 1–5, doi: 10.1109/ECACE.2019.8679259.
 - [53] C. Yakopcic, R. Hasan, T. M. Taha, M. McLean, and D. Palmer, “Memristor-based neuron circuit and method for applying learning algorithm in SPICE,” *Electronics Letters*, vol. 50, no. 7, pp. 492–494, Mar. 2014, doi: 10.1049/el.2014.0464.




- [54] V. Bandeira, V. L. Costa, G. Bontorin, and R. A. L. Reis, "Low latency FPGA implementation of Izhikevich-neuron model," in *IFIP Advances in Information and Communication Technology*, 2017, vol. 523, pp. 210–217, doi: 10.1007/978-3-319-90023-0_17.
- [55] V. Rangan, A. Ghosh, V. Aparin, and G. Cauwenberghs, "A subthreshold a VLSI implementation of the Izhikevich simple neuron model," in *2010 Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBC'10*, Aug. 2010, pp. 4164–4167, doi: 10.1109/IEMBS.2010.5627392.
- [56] D. Hajtaš, D. Ďuračková, and G. B. Tinker, "Switched capacitor based integrate and fire neural network," in *The State of the Art in Computational Intelligence*, Heidelberg: Physica-Verlag HD, 2000, pp. 50–55, doi: 10.1007/978-3-7908-1844-4_9.
- [57] M. J. Rozenberg, O. Schneegans, and P. Stoliar, "An ultra compact leaky integrate and fire model for building spiking neural networks," *Scientific reports*, vol. 9, no. 1, Jul. 2019, doi: 10.1038/s41598-019-47348-5.
- [58] V. Kornijuk *et al.*, "Leaky integrate-and-fire neuron circuit based on floating-gate integrator," *Frontiers in Neuroscience*, vol. 10, May 2016, doi: 10.3389/fnins.2016.00212.
- [59] E. J. Basham and D. W. Parent, "A neuromorphic quadratic, integrate, and fire silicon neuron with adaptive gain," in *Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS*, Jul. 2018, vol. 2018-July, pp. 1771–1776, doi: 10.1109/EMBC.2018.8512595.
- [60] E. J. Basham and D. W. Parent, "Compact digital implementation of a quadratic integrate-and-fire neuron," in *Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS*, Aug. 2012, pp. 3543–3548, doi: 10.1109/EMBC.2012.6346731.
- [61] M. Ronchini, M. Zamani, H. Farkhani, and F. Moradi, "Tunable voltage-mode subthreshold CMOS neuron," in *Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI*, Jul. 2020, vol. 2020-July, pp. 252–257, doi: 10.1109/ISVLSI49217.2020.00053.
- [62] W. C. Wu *et al.*, "Integer quadratic integrate-and-fire (IQIF): a neuron model for digital neuromorphic systems," in *2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems, AICAS 2021*, 2021, doi: 10.1109/AICAS51828.2021.9458572.
- [63] R. Hermida, M. Patrone, M. Pijuan, P. Monzón, and J. Oreggioni, "An analog circuit implementation of a Huber-Braun cold receptor neuron model," in *Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS*, Aug. 2012, pp. 3376–3379, doi: 10.1109/EMBC.2012.6346689.
- [64] J. Quan, Z. Liu, B. Li, and J. Luo, "Ultra-low-power compact neuron circuit with tunable spiking frequency and high robustness in 22 nm FDSOI," *Electronics*, vol. 12, no. 12, Jun. 2023, doi: 10.3390/electronics12122648.
- [65] H. Eslahi, T. J. Hamilton, and S. Khandelwal, "Compact and energy efficient neuron with tunable spiking frequency in 22-nm FDSOI," *IEEE Transactions on Nanotechnology*, vol. 21, pp. 189–195, 2022, doi: 10.1109/TNANO.2022.3157585.
- [66] L. Zhang, "Building logistic spiking neuron models using analytical approach," *IEEE Access*, vol. 7, pp. 80443–80452, 2019, doi: 10.1109/ACCESS.2019.2921003.
- [67] A. S. Alkabaa, O. Taylan, M. T. Yilmaz, E. Nazemi, and E. M. Kalmoun, "An investigation on spiking neural networks based on the izhikevich neuronal model: spiking processing and hardware approach," *Mathematics*, vol. 10, no. 4, Feb. 2022, doi: 10.3390/math10040612.
- [68] G. S. Nisarga, P. K. M. B. Mahesh, and M. Subramanyam, "Comparative research of neuron circuits," *International Journal for Research in Applied Science and Engineering Technology*, vol. 10, no. 7, pp. 4121–4126, Jul. 2022, doi: 10.22214/ijraset.2022.45944.
- [69] L. C. Garaffa, A. Aljuffri, C. Reinbrecht, S. Hamdioui, M. Taouil, and J. Sepúlveda, "Revealing the secrets of spiking neural networks: the case of izhikevich neuron," in *2021 24th Euromicro Conference on Digital System Design*, Sep. 2021, pp. 514–518, doi: 10.1109/DSD53832.2021.00083.
- [70] E. M. Izhikevich, "Simple model of spiking neurons," *IEEE Transactions on Neural Networks*, vol. 14, no. 6, pp. 1569–1572, 2003, doi: 10.1109/TNN.2003.820440.
- [71] A. K. M. Arifuzzman, M. S. Islam, and M. R. Haider, "A neuron model based ultralow current sensor system for bioapplications," *Journal of Sensors*, vol. 2016, pp. 1–11, 2016, doi: 10.1155/2016/9437129.
- [72] T. Asai, Y. Kanazawa, and Y. Amemiya, "A subthreshold MOS neuron circuit based on the volterra system," *IEEE Transactions on Neural Networks*, vol. 14, no. 5, pp. 1308–1312, Sep. 2003, doi: 10.1109/TNN.2003.816357.
- [73] V. Varshavsky, V. Marakhovsky, and H. Saito, "CMOS implementation of an artificial neuron training on logical threshold function," *WSEAS Transactions on Circuits and Systems*, vol. 8, no. 4, pp. 370–391, 2009.
- [74] Q. Ma and M. R. Haider, "A silicon neuron based biopotential amplifier for biomedical applications," in *2014 IEEE 15th Annual IEEE Wireless and Microwave Technology Conference, WAMICON 2014*, Jun. 2014, pp. 1–4, doi: 10.1109/WAMICON.2014.6857785.
- [75] K. Nakada, T. Asai, and H. Hayashi, "Analog VLSI implementation of resonate-and-fire neuron," *International Journal of Neural Systems*, vol. 16, no. 6, pp. 445–456, Dec. 2006, doi: 10.1142/S0129065706000846.

BIOGRAPHIES OF AUTHORS






Dr. Ziad El-Khatib    received his Bachelor of Science in Electrical Engineering from University of Ottawa Canada and his M.A.Sc. and Ph.D. in Electrical and Computer Engineering from Carleton University Canada. He has several years of design experience in the field of communication integrated circuits at various companies including Nortel Networks Harris Corporation Chrysalis-ITS Semiconductor Itron Inc. and was adjunct professor in USA. He is currently Assistant Professor in the Faculty of Electrical and Computer Engineering at Canadian University Dubai. His research interests include silicon based integrated circuits for radio frequency and microwave communications and power electronics integrated circuits. He has a book published through Springer on radio frequency amplification and linearization techniques and numerous IEEE journal and conference papers. He can be contacted at email: ziad.elkhatib@cuad.ac.ae.






Dr. Sherif Moussa    received his Ph.D. in Electrical and Computer Engineering from University of Quebec Trois-Riviers, Canada, and his M.Sc. degree in Electrical and Computer Engineering from University of Waterloo, Canada. His research areas are wireless communication, computer networks, and VLSI design. His research specifically focuses on MIMO-OFDM algorithms, multiple access OFDM, FPGA design and optimization. He joined Canadian University Dubai in 2007, where he currently is working as an Associate Professor at School of Engineering, Canadian University Dubai. Prior to joining Canadian University Dubai, he was a lecturer at School of Engineering, Centennial College, Toronto, Canada. He is currently an active researcher who published in many international journals and conferences related to his field and he also currently serve as a reviewer and technical committee member for many international conferences. He can be contacted at email: smoussa@cud.ac.ae.



Dr. Firuz Kamalov    received his Ph.D. in Mathematics in 2011 from University of Nebraska-Lincoln. While at University of Nebraska-Lincoln he was a recipient of prestigious Othmer Fellowship (2005-2008) given to exceptional incoming scholars. He obtained B.A. in Mathematics and Economics from Macalester College where he was a recipient of DeWitt Wallace Distinguished Scholarship (2000-2004). He joined Canadian University Dubai in 2011 where he has taught a wide range of mathematics courses across curricula. He is a recipient of Canadian University Dubai Academic Research Award (2013) and Canadian University Dubai Teaching Award (2013). His research interests include C*-algebras, functional analysis, machine learning, and data mining. He is a managing editor of Gulf Journal of Mathematics. He can be contacted at email: firuz@cud.ac.ae.



Dr. Mustapha C. E. Yagoub    received the Diplôme d'Ingénieur degree in electronics and the Magister degree in telecommunications from École Nationale Polytechnique, Algiers, Algeria, in 1979 and 1987, respectively, and the Ph.D. degree from the Institute National Polytechnique, Toulouse, France, in 1994. In 2001, he joined the School of Electrical Engineering and Computer Science (EECS), University of Ottawa, Ottawa, ON, Canada, where he is currently a professor. His research interests include wireless communications systems design, RF/microwave CAD, RFID design, antenna design, active device modeling and characterization, neural networks for high frequency applications, and applied electromagnetics. He is a senior member of the IEEE Microwave Theory and Techniques Society and a member of the Professional Engineers of Ontario, Canada, and the Ordre des ingénieurs du Québec, Canada. He can be contacted at email: myagoub@eecs.uottawa.ca.